AX88140AP datasheet(13/46 Pages) ASIX

13 / 46 page

AX88140A

PRELIMINARY

ASIX ELECTRONICS CORPORATION

IRDY# to indicate that it is ready to accept data.

PAR

I/O

Parity is an even parity bit for the AD<31:0> AD and CBE#<3:0>.

During address and data phases, parity is calculated on all the

AD<31:0> AND CBE#<3:0>lines whether or not any of these

lines carry meaningful information.

PCI_CLK

The clock provides the timing for the AX88140A related PCI bus

transactions. All the bus signals are sampled on the rising edge of

PCI_CLK. The clock frequency range is between 21MHZ and

33MHZ.

PERR#

I/O

Parity error asserts when a data parity error is detected. When the

AX88140A is the bus master it monitor PERR# to see if the target

report a data parity error., when the AX88140A is the bus target

and a parity error is detected, the AX88140A asserts PERR#. This

pin must be pulled up by an external resistor.

REQ#

Bus request is asserted by the AX88140A to indicate to the bus

arbiter that it wants to use the bus.

RST#

Resets the AX88140A to its initial state. This signal must be

asserted for at least 10 active PCI clock cycles. When is the reset

state, all PCI output pins are put into tri-state and all PCI o/d

signals are floated.

SERR#

I/O

System Error is used by AX88140A to report address parity Error.

This pin must be pulled up by an external resistor.

STOP#

I/O

Stop indicator indicates that the current target is requesting the bus

master to stop the current transaction. The AX88140A responds to

the assertion of STOP# when it is the bus master, and stop the

current transaction.

TRDY#

I/O

Target ready indicates the target ability to complete the current data

phase of the transaction.

A data phase is completed on any clock when both TRDY# and

IRDY# are asserted. Wait cycles are inserted until both IRDY#

and TRDY# are asserted together. When the AX88140A is the bus

master, target ready is asserted by the bus slave on the read

operation, indicating that valid data is present on the ad lines.

During a write cycle, it indicates that the target is prepared to

accept data.

Tab - 1 PCI interface group

AX88140AP 数据表(PDF) 13 Page - ASIX Electronics Corporation

AX88140AP 数据表(HTML) 13 Page - ASIX Electronics Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46

数据表下载