数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AX88140AP 数据表(PDF) 2 Page - ASIX Electronics Corporation

部件名 AX88140AP
功能描述  Fast Ethernet MAC Controller
PDF  46 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ASIX [ASIX Electronics Corporation]
网页  http://www.asix.com.tw
标志 ASIX - ASIX Electronics Corporation

AX88140AP 数据表(HTML) 2 Page - ASIX Electronics Corporation

  AX88140AP Datasheet HTML 1Page - ASIX Electronics Corporation AX88140AP Datasheet HTML 2Page - ASIX Electronics Corporation AX88140AP Datasheet HTML 3Page - ASIX Electronics Corporation AX88140AP Datasheet HTML 4Page - ASIX Electronics Corporation AX88140AP Datasheet HTML 5Page - ASIX Electronics Corporation AX88140AP Datasheet HTML 6Page - ASIX Electronics Corporation AX88140AP Datasheet HTML 7Page - ASIX Electronics Corporation AX88140AP Datasheet HTML 8Page - ASIX Electronics Corporation AX88140AP Datasheet HTML 9Page - ASIX Electronics Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 46 page
background image
AX88140A
PRELIMINARY
ASIX ELECTRONICS CORPORATION
2
CONTENTS
1.0 INTRODUCTION ................................................................................................................................................ 6
1.1 GENERAL DESCRIPTION: ...................................................................................................................................... 6
1.2 FEATURES ............................................................................................................................................................ 7
1.3 BLOCK DIAGRAM: ............................................................................................................................................... 8
1.4 AX88140AQ PIN CONNECTION DIAGRAM FOR 160-PIN...................................................................................... 9
1.5 AX88140AP PIN CONNECTION DIAGRAM FOR 144-PIN .................................................................................... 10
2.0 SIGNAL DESCRIPTION .................................................................................................................................. 11
2.1 SIGNAL DESCRIPTIONS FOR 160-PIN AND 144-PIN.............................................................................................. 11
2.2 PCI INTERFACE GROUP ...................................................................................................................................... 12
2.3 BOOT ROM , SERIAL ROM , GENERAL-PURPOSE SIGNALS GROUP.................................................................... 14
2.4 MII/SYM/SRL INTERFACE SIGNALS GROUP ...................................................................................................... 14
2.5 EXTENDED , NC, POWER PINS GROUP ................................................................................................................ 16
3.0 CONFIGURATION OPERATION .................................................................................................................. 17
3.1 CONFIGURATION SPACE MAPPING ..................................................................................................................... 17
3.2 CONFIGURATION SPACE..................................................................................................................................... 18
3.2.1 Configuration ID Register (CSID)............................................................................................................ 18
3.2.2 Command and Status Configuration Register (CSCS)............................................................................... 18
3.2.3 Configuration Revision Register (CSRV).................................................................................................. 18
3.2.4 Configuration Latency Timer Register (CSLT)......................................................................................... 18
3.2.5 Configuration Base I/O Address Register (CBIO).................................................................................... 19
3.2.6 Configuration Base Memory Address Register (CBMA) .......................................................................... 19
3.2.7 Expansion ROM Base Address Register (CBER)...................................................................................... 19
3.2.8 Configuration Interrupt Register (CSIT) .................................................................................................. 19
4.0 REGISTERS OPERATION .............................................................................................................................. 20
4.1 REGISTERS MAPPING ......................................................................................................................................... 20
4.2 HOST REGS ....................................................................................................................................................... 21
4.2.1 Bus Mode Register (REG0)........................................................................................................................ 21
4.2.2 Transmit Poll Demand (REG1)................................................................................................................. 21
4.2.3 Receive Poll Demand (REG2)................................................................................................................... 22
4.2.4 Receive List Base Address (REG3) ........................................................................................................... 22
4.2.5 Transmit List Base Address (REG4) ......................................................................................................... 22
4.2.6 Status Register (REG5) ............................................................................................................................. 23
4.2.7 Operation Mode Register (REG6) ............................................................................................................ 24
4.2.8 Interrupt Enable Register (REG7) ............................................................................................................ 26
4.2.9 Missed Frame and Overflow Counter (REG8) ........................................................................................ 26
4.2.10 Serial ROM and MII Management Register (REG9).............................................................................. 27
4.2.11 General-Purpose Timer (REG11)........................................................................................................... 27
4.2.12 General-Purpose Port Register (REG12) ............................................................................................... 28
4.2.13 Filtering Index (REG13) ......................................................................................................................... 28
4.2.14 Filtering data (REG14)........................................................................................................................... 28
5.0 HOST COMMUNICATION.............................................................................................................................. 30
5.1 DESCRIPTOR LISTS AND DATA BUFFERS............................................................................................................ 30
5.2 RECEIVE DESCRIPTORS ...................................................................................................................................... 31
5.2.1 Receive Descriptor 0 (RDES0) .................................................................................................................. 31
5.2.2 Receive Descriptor 1 (RDES1) .................................................................................................................. 32
5.2.3 Receive Descriptor 2 (RDES2) .................................................................................................................. 32
5.2.4 Receive Descriptor 3 (RDES3) .................................................................................................................. 32
5.3 TRANSMIT DESCRIPTORS ................................................................................................................................... 33
5.3.1 Transmit Descriptor 0 (TDES0)................................................................................................................. 33
5.3.2 Transmit Descriptor 1 (TDES1)................................................................................................................. 34
5.3.3 Transmit Descriptor 2 (TDES2)................................................................................................................. 34
5.3.4 Transmit Descriptor 3 (TDES3)................................................................................................................. 34



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com