A6986F datasheet(43/72 Pages) STMICROELECTRONICS

43 / 72 page

DocID027739 Rev 1

43/72

A6986F

Closing the loop

6.5

Compensation network design

The maximum bandwidth of the system can be designed up to fSW/6 up to 150 kHz

maximum to guarantee a valid small signal model.

Equation 33

Equation 34

where:

Equation 35

p is defined by Equation 20 on page 38, gCS represents the current sense

transconductance (see Table 5: Electrical characteristics on page 8) and gm TYP the error

amplifier transconductance.

Equation 36

Example 2

Considering VIN = 12 V, VOUT = 3.3 V, L = H, COUT = 15F, fSW = 500 kHz, IOUT = 1 A.

The maximum system bandwidth is 80 kHz. Assuming to design the compensation network

to achieve a system bandwidth of 70 kHz:

Equation 37

Equation 38

so accordingly with Equation 34 and Equation 36:

Equation 39

Equation 40

The gain and phase bode diagrams are plotted respectively in Figure 32 and Figure 33.

fSW

---------

 BW C

OUT VOUT





0.85V gCS gm TYP



----------------------------------------------------------------

fPOLE







-----------

 R

C BW





--------------------------------------

fPOLE

3.5kHz

RLOAD

VOUT

IOUT

--------------

3.3



68k



165pF 180pF



A6986F 数据表(PDF) 43 Page - STMicroelectronics

A6986F 数据表(HTML) 43 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72

数据表下载