ST-PLC-AFE datasheet(52/58 Pages) STMICROELECTRONICS

52 / 58 page

Application information

ST-PLC-AFE

52/58

DocID028727 Rev 1

Figure 53. Zero crossing detector threshold voltages

10.9

PCB layout recommendations

For optimized performance, it is recommended to follow the advice below:

•

Minimize track length to have low-inductance connections to ground pins.

•

Place bypass capacitors as close as possible to all VDD connections.

•

Keep the ground plane as homogeneous as possible by adding through-hole vias on

the PCB. This helps to have the same reference voltage at each point of the PCB by

minimizing parasitic ground inductance due to ground-current return paths.

•

Limit the number of tracks that cut the ground plane dissipation because tracks running

parallel to the ST-PLC-AFE limit power dissipation. It is recommended to have tracks

that are orthogonal to the device.

10.10

Power-line demonstration and development kit

A full demonstration board and development kit is available for evaluation. Please contact

the STMicroelectronic sales office for tool access.

ST-PLC-AFE 数据表(PDF) 52 Page - STMicroelectronics