数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

PI6CFGL201B 数据表(PDF) 10 Page - Pericom Semiconductor Corporation

部件名 PI6CFGL201B
功能描述  2-Output Low Power PCIE Gen 1-2-3 Clock Generator
PDF  14 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  PERICOM [Pericom Semiconductor Corporation]
网页  http://www.pericom.com
标志 PERICOM - Pericom Semiconductor Corporation

PI6CFGL201B 数据表(HTML) 10 Page - Pericom Semiconductor Corporation

Back Button PI6CFGL201B Datasheet HTML 6Page - Pericom Semiconductor Corporation PI6CFGL201B Datasheet HTML 7Page - Pericom Semiconductor Corporation PI6CFGL201B Datasheet HTML 8Page - Pericom Semiconductor Corporation PI6CFGL201B Datasheet HTML 9Page - Pericom Semiconductor Corporation PI6CFGL201B Datasheet HTML 10Page - Pericom Semiconductor Corporation PI6CFGL201B Datasheet HTML 11Page - Pericom Semiconductor Corporation PI6CFGL201B Datasheet HTML 12Page - Pericom Semiconductor Corporation PI6CFGL201B Datasheet HTML 13Page - Pericom Semiconductor Corporation PI6CFGL201B Datasheet HTML 14Page - Pericom Semiconductor Corporation  
Zoom Inzoom in Zoom Outzoom out
 10 / 14 page
background image
10
www.pericom.com
PI6CFGL201B
RevB
03/16/16
All trademarks are property of their respective owners.
PI6CFGL201B
2-Output Low Power PCIE Gen 1-2-3 Clock Generator
SMBus Table: Output Enable Register
BYTE 0
Bit
Name
Control Function
Type 0
1
Default
7
Reserved
1
6
Reserved
1
5
Reserved
1
4
Reserved
1
3
Reserved
1
2
OE1
Output Enable
RW
Low/Low
Enabled
1
1
OE0
Output Enable
RW
Low/Low
Enabled
1
0
Reserved
1
SMBus Table: SS Readback and Vhigh Control Register
BYTE 1
Bit
Name
Control Function
Type 0
1
Default
7
SSENRB1
SS Enable Readback Bit1
R
00' for SS_EN_tri = 0, '01' for SS_EN_tri = 'M',
'11 for SS_EN_tri = '1'
Latch
6
SSENRB0
SS Enable Readback Bit0
R
Latch
5
SSEN_SWCNTRL Enable SW control of SS
RW
SS control locked
Values in B1[4:3]
control SS amount.
0
4
SSENSW1
SS Enable Software Ctl Bit1
RW1
00' = SS Off, '01' = -0.25% SS,
'10' = Reserved, '11'= -0.5% SS
0
3
SSENSW0
SS Enable Software Ctl Bit0
RW1
0
2
Reserved
1
1
AMPLITUDE 1
Controls Output Amplitude
RW
00 = 0.6V
01 = 0.7V
1
0
AMPLITUDE 0
RW
10= 0.8V
11 = 0.9V
0
SMBus Table: CLK Slew Rate Control Register
BYTE 2
Bit
Name
Control Function
Type 0
1
Default
7
Reserved
1
6
Reserved
1
5
Reserved
1
4
Reserved
1
3
Reserved
1
2
SLEWRATESEL CLK1
Adjust Slew Rate of CLK1
RW
1.5V/ns
3.0V/ns
1
1
SLEWRATESEL CLK0
Adjust Slew Rate of CLK0
RW
1.5V/ns
3.0V/ns
1
0
Reserved
1
15-0134



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com