|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||

2016-01-0001

PT0579

01/27/16

6

PI4GTL2002

2-bit bidirectional low voltage translator

Figure.3 Bidirectional translation to multiple higher voltage levels such as an I2C-bus application

For unidirectional clamping, higher voltage to lower voltage, the GREF input must be connected to DREF and both pins pulled

to the higher side VCC through a pull-up resistor (typically 200 kΩ). A filter capacitor on DREF is recommended. Pull-up

resistors are required if the chip set I/O are open-drain. The opposite side of the reference transistor (SREF) is connected to the

processor core supply voltage. When DREF is connected through a 200 kΩ resistor to a 3.3 V to 5.5 V VCC supply and SREF is

set between 0.8 V to (VCC-1.5 V), the output of each Sn has a maximum output voltage equal to SREF.

Figure.4 Unidirectional down translation to protect low voltage processor pins