|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||

2016-01-0001

PT0579

01/27/16

2

PI4GTL2002

2-bit bidirectional low voltage translator

Pin Description

Pin No

Name

Description

1

GND

ground (0 V)

2

SREF

low-voltage side reference supply voltage for S1 and D1

3

S1

serial clock, low-voltage side; connect to SREF through a pull-up resistor

4

S2

serial data, low-voltage side; connect to SREF through a pull-up resistor

5

D2

serial data, high-voltage side; connect to DREF through a pull-up resistor

6

D1

serial clock, high-voltage side; connect to DREF through a pull-up resistor

7

DREF

high-voltage side reference supply voltage for S2 and D2

8

GREF

switch enable input; connect to DREF and pull-up through a high resistor

Block Diagram

Figure.1Block Diagram

Function selection, HIGH to LOW translation

Assuming Dn is at the higher voltage level.

H = HIGH voltage level; L = LOW voltage level; X = Don’t care.

[1]

GREF should be at least 1.5 V higher than SREF for best translator operation.

[2]

Sn is not pulled up or pulled down.

[3]

Sn follows the Dn input LOW.

[4]

VTT is equal to the SREF voltage.

GREF

DREF

SREF

Input Dn

Output Sn

Transistor

H

H

0V

X

X

off

H

H

VTT

H

VTT

on

H

H

VTT

L

L

on

L

L

0V-VTT

X

X

off