数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADAV4601BSTZ 数据表(PDF) 7 Page - Analog Devices

部件名 ADAV4601BSTZ
功能描述  Audio Processor for Advanced TV
PDF  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADAV4601BSTZ 数据表(HTML) 7 Page - Analog Devices

Back Button ADAV4601BSTZ Datasheet HTML 3Page - Analog Devices ADAV4601BSTZ Datasheet HTML 4Page - Analog Devices ADAV4601BSTZ Datasheet HTML 5Page - Analog Devices ADAV4601BSTZ Datasheet HTML 6Page - Analog Devices ADAV4601BSTZ Datasheet HTML 7Page - Analog Devices ADAV4601BSTZ Datasheet HTML 8Page - Analog Devices ADAV4601BSTZ Datasheet HTML 9Page - Analog Devices ADAV4601BSTZ Datasheet HTML 10Page - Analog Devices ADAV4601BSTZ Datasheet HTML 11Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 60 page
background image
ADAV4601
Rev. B | Page 7 of 60
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
Power Dissipation
0.674
W
Standby Currents
ADC, DAC, and headphone outputs floating,
RESET low, MCLK = 24 MHz
Analog Current
7
mA
Digital Current
3
mA
Interface Current
1.6
mA
TEMPERATURE RANGE
Operating Temperature
−40
+85
°C
Storage Temperature
−65
+150
°C
TIMING SPECIFICATIONS
Table 2.
Parameter
Description
Min
Max
Unit
Comments
MASTER CLOCK AND RESET
fMCLKI
MCLKI frequency
3.072
24.576
MHz
tMP
MCLKI period
40
325
ns
tMCH
MCLKI high
10
ns
tMCL
MCLKI low
10
ns
t
RESET
RESET low
200
ns
MASTER CLOCK OUTPUT
tCK
MCLK_OUT period
8
162
ns
tJIT
Period jitter
800
ps
tCH
MCLK_OUT high
45
55
%
tCL
MCLK_OUT low
45
55
%
I2C PORT
fSCL
SCL clock frequency
400
kHz
tSCLH
SCL high
600
ns
tSCLL
SCL low
1.3
μs
Start Condition
tSCS
Setup time
600
ns
Relevant for repeated start condition
tSCH
Hold time
600
ns
After this period, the first clock is generated
tDS
Data setup time
100
ns
tSCR
SCL rise time
300
ns
tSCF
SCL fall time
300
ns
tSDR
SDA rise time
300
ns
tSDF
SDA fall time
300
ns
Stop Condition
tSCS
Setup time
0
ns
SERIAL PORTS
Slave Mode
tSBH
BCLK high
40
ns
tSBL
BCLK low
40
ns
fSBF
BCLK frequency
64 × fS
tSLS
LRCLK setup
10
ns
To BCLK rising edge
tSLH
LRCLK hold
10
ns
From BCLK rising edge
tSDS
SDIN setup
10
ns
To BCLK rising edge
tSDH
SDIN hold
10
ns
From BCLK rising edge
tSDD
SDO delay
50
ns
From BCLK falling edge
Master Mode
tMLD
LRCLK delay
25
ns
From BCLK falling edge
tMDD
SDO delay
15
ns
From BCLK falling edge
tMDS
SDIN setup
10
ns
From BCLK rising edge
tMDH
SDIN hold
10
ns
From BCLK rising edge



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com