PIC16F877ATISLASHML datasheet(54/234 Pages) MICROCHIP

54 / 234 page

PIC16F87XA

DS39582B-page 52

 2003 Microchip Technology Inc.

FIGURE 4-11:

PARALLEL SLAVE PORT WRITE WAVEFORMS

FIGURE 4-12:

PARALLEL SLAVE PORT READ WAVEFORMS

TABLE 4-11:

REGISTERS ASSOCIATED WITH PARALLEL SLAVE PORT

IBF

OBF

PSPIF

PORTD<7:0>

IBF

PSPIF

OBF

PORTD<7:0>

Address

Name

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

Value on:

POR, BOR

Value on

all other

Resets

08h

PORTD

Port Data Latch when written; Port pins when read

xxxx xxxx

uuuu uuuu

09h

PORTE

—

—RE2

RE1

RE0

---- -xxx

---- -uuu

89h

TRISE

IBF

OBF

IBOV

PSPMODE

—

PORTE Data Direction bits

0000 -111

0Ch

PIR1

PSPIF(1)

ADIF

RCIF

TXIF

SSPIF

CCP1IF

TMR2IF

TMR1IF 0000 0000 0000 0000

8Ch

PIE1

PSPIE(1)

ADIE

RCIE

TXIE

SSPIE

CCP1IE

TMR2IE

TMR1IE 0000 0000 0000 0000

9Fh

ADCON1

ADFM

ADCS2

—

PCFG3

PCFG2

PCFG1

PCFG0 00-- 0000 00-- 0000

Legend:

= unknown, u = unchanged, - = unimplemented, read as ‘0’. Shaded cells are not used by the Parallel Slave Port.

Note

Bits PSPIE and PSPIF are reserved on the PIC16F873A/876A; always maintain these bits clear.

PIC16F877ATI/ML 数据表(PDF) 54 Page - Microchip Technology

PIC16F877ATI/ML 数据表(HTML) 54 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载