数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

PIC16F877ATI/ML 数据表(PDF) 114 Page - Microchip Technology

部件名 PIC16F877ATI/ML
功能描述  28/40-pin Enhanced FLASH Microcontrollers
PDF  234 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICROCHIP [Microchip Technology]
网页  http://www.microchip.com
标志 MICROCHIP - Microchip Technology

PIC16F877ATI/ML 数据表(HTML) 114 Page - Microchip Technology

Back Button PIC16F877ATI/ML Datasheet HTML 110Page - Microchip Technology PIC16F877ATI/ML Datasheet HTML 111Page - Microchip Technology PIC16F877ATI/ML Datasheet HTML 112Page - Microchip Technology PIC16F877ATI/ML Datasheet HTML 113Page - Microchip Technology PIC16F877ATI/ML Datasheet HTML 114Page - Microchip Technology PIC16F877ATI/ML Datasheet HTML 115Page - Microchip Technology PIC16F877ATI/ML Datasheet HTML 116Page - Microchip Technology PIC16F877ATI/ML Datasheet HTML 117Page - Microchip Technology PIC16F877ATI/ML Datasheet HTML 118Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 114 / 234 page
background image
PIC16F87XA
DS39582B-page 112
 2003 Microchip Technology Inc.
REGISTER 10-2:
RCSTA: RECEIVE STATUS AND CONTROL REGISTER (ADDRESS 18h)
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R-0
R-0
R-x
SPEN
RX9
SREN
CREN
ADDEN
FERR
OERR
RX9D
bit 7
bit 0
bit 7
SPEN: Serial Port Enable bit
1
= Serial port enabled (configures RC7/RX/DT and RC6/TX/CK pins as serial port pins)
0
= Serial port disabled
bit 6
RX9: 9-bit Receive Enable bit
1
= Selects 9-bit reception
0
= Selects 8-bit reception
bit 5
SREN: Single Receive Enable bit
Asynchronous mode:
Don’t care.
Synchronous mode – Master:
1
= Enables single receive
0
= Disables single receive
This bit is cleared after reception is complete.
Synchronous mode – Slave:
Don’t care.
bit 4
CREN: Continuous Receive Enable bit
Asynchronous mode:
1
= Enables continuous receive
0
= Disables continuous receive
Synchronous mode:
1
= Enables continuous receive until enable bit CREN is cleared (CREN overrides SREN)
0
= Disables continuous receive
bit 3
ADDEN: Address Detect Enable bit
Asynchronous mode 9-bit (RX9 = 1):
1
= Enables address detection, enables interrupt and load of the receive buffer when RSR<8>
is set
0
= Disables address detection, all bytes are received and ninth bit can be used as parity bit
bit 2
FERR: Framing Error bit
1
= Framing error (can be updated by reading RCREG register and receive next valid byte)
0
= No framing error
bit 1
OERR: Overrun Error bit
1
= Overrun error (can be cleared by clearing bit CREN)
0
= No overrun error
bit 0
RX9D: 9th bit of Received Data (can be parity bit but must be calculated by user firmware)
Legend:
R = Readable bit
W = Writable bit
U = Unimplemented bit, read as ‘0’
- n = Value at POR
‘1’ = Bit is set
‘0’ = Bit is cleared
x = Bit is unknown



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com