数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

DAC5686IPZP 数据表(PDF) 11 Page - Texas Instruments

Click here to check the latest version.
部件名 DAC5686IPZP
功能描述  16-BIT, 500-MSPS, 216 INTERPOLATING DUAL-CHANNEL DIGITAL-TO-ANALOG CONVERTER
PDF  53 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 TI1 - Texas Instruments

DAC5686IPZP 数据表(HTML) 11 Page - Texas Instruments

Back Button DAC5686IPZP Datasheet HTML 7Page - Texas Instruments DAC5686IPZP Datasheet HTML 8Page - Texas Instruments DAC5686IPZP Datasheet HTML 9Page - Texas Instruments DAC5686IPZP Datasheet HTML 10Page - Texas Instruments DAC5686IPZP Datasheet HTML 11Page - Texas Instruments DAC5686IPZP Datasheet HTML 12Page - Texas Instruments DAC5686IPZP Datasheet HTML 13Page - Texas Instruments DAC5686IPZP Datasheet HTML 14Page - Texas Instruments DAC5686IPZP Datasheet HTML 15Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 53 page
background image
TYPICAL CHARACTERISTICS
0
2
4
6
8
10
G001
0
10000
20000
30000
40000
50000
60000
70000
Input Code
–2
–4
–6
–8
–10
DAC5686
www.ti.com ............................................................................................................................................................ SLWS147F – APRIL 2003 – REVISED JUNE 2009
ELECTRICAL CHARACTERISTICS (DIGITAL SPECIFICATIONS) (continued)
over operating free-air temperature range, AVDD = 3.3 V, CLKVDD = 3.3 V, PLLVDD = 3.3 V, IOVDD = 3.3 V, DVDD = 1.8
V, IOUTFS = 20 mA (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
Data output delay after falling
td(DATA)
10
ns
edge of SCLK
Parallel Data Input Timing, CLK1 Latching (PLL Mode and Dual Clock Mode)
Setup time, data valid to rising
tsu(DATA)
0.3
–0.4
ns
edge of CLK1
Hold time, data valid after rising
th(DATA)
1.2
0.6
ns
edge of CLK1
Timing Parallel Data Input (External Clock Mode, CLK2 Input)
High-impedance load on PLLLOCK.
Setup time, DATA valid to rising
tsu(DATA)
Note that tsu increases with a
4.6
3
ns
edge of PLLLOCK
lower-impedance load.
High-impedance load on PLLLOCK.
Hold time, DATA valid after rising
Note that th decreases (becomes
th(DATA)
–0.8
–2.4
ns
edge of PLLLOCK
more negative) with a
lower-impedance load.
High-impedance load on PLLLOCK.
Delay from CLK2 rising edge to
Note that PLLLOCK delay
td(PLLLock)
2.5
4.2
6.5
ns
PLLLOCK rising edge
increases with a lower-impedance
load.
INTEGRAL NONLINEARITY ERROR
vs
INPUT CODE
Figure 1.
Copyright © 2003–2009, Texas Instruments Incorporated
Submit Documentation Feedback
11
Product Folder Link(s): DAC5686



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com