数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADE3700XT 数据表(PDF) 72 Page - STMicroelectronics

部件名 ADE3700XT
功能描述  Analog LCD Display Engine for XGA and SXGA Resolutions
PDF  89 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ADE3700XT 数据表(HTML) 72 Page - STMicroelectronics

Back Button ADE3700XT Datasheet HTML 68Page - STMicroelectronics ADE3700XT Datasheet HTML 69Page - STMicroelectronics ADE3700XT Datasheet HTML 70Page - STMicroelectronics ADE3700XT Datasheet HTML 71Page - STMicroelectronics ADE3700XT Datasheet HTML 72Page - STMicroelectronics ADE3700XT Datasheet HTML 73Page - STMicroelectronics ADE3700XT Datasheet HTML 74Page - STMicroelectronics ADE3700XT Datasheet HTML 75Page - STMicroelectronics ADE3700XT Datasheet HTML 76Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 72 / 89 page
background image
Output Multiplexer
ADE3700
72/89
2.19
Output Multiplexer
The Output Multiplexer formats the single wide data stream from the output of the APC block into a
single or double wide data path for the flat panel. The architecture is shown in Figure 10.
Latency is not important, as long as the timing relationship between hsync, vsync, enab and data is
preserved at the output. In Double Wide mode, the first pixel must be properly aligned even if the
number of pixels in blanking or active are odd. The divide-by-2 circuit can be set to resync per line
(based on data_enab and hsync_in edge) and per frame (based on vsync_in edge). The most
reliable timing is when hsync and vsync are in the “low” counts of the timing core counters (i.e.
hsync_set and hsync_rst are both below the active data region start/end counts). In the event that
hsync and vsync are in the “high” (after active region) counts, the device should be set to sync to
data_enab_re.
The Per Pin Delay and RSDS logic occur after the last latch and are implemented on all channels to
maintain delay balance between signals that go into RSDS mode (data and clk/hsync) and those
that do not (de/vsync and tcon).
Figure 10: Output Mux Block Diagram
Right
Shift
Byte
Flip
Red &
Blue
Swap
Right
Shift
Byte
Flip
Right
Shift
Byte
Flip
rin[7:0]
8
gin[7:0]
8
bin[7:0]
8
8
8
8
8
8
8
Single to
Double Wide
Converter
24
48
Data
Inversion
RSDS Logic and Per Pin Delay
FLOPS
Output Mux/Reg
rda[7:0]
gda[7:0]
bda[7:0]
rdb[7:0]
gdb[7:0]
bdb[7:0]
48
2
inv_a
inv_b
hclk
enab_in
hsync_in
vsync_in
tcon_in[13:0]
pwm_a_in
pwm_b_in
2
14
tci[13:0]
tcon_out[7:0]
routa[7:0]
gouta[7:0]
bouta[7:0]
routb[7:0]
goutb[7:0]
boutb[7:0]
enab_out
hsync_out
vsync_out
clk_out
8
48
3



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com