数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

LP2996AMR/NOPB 数据表(PDF) 14 Page - Texas Instruments

Click here to check the latest version.
部件名 LP2996AMR/NOPB
功能描述  DDR Termination Regulator
PDF  29 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 TI1 - Texas Instruments

LP2996AMR/NOPB 数据表(HTML) 14 Page - Texas Instruments

Back Button LP2996AMR/NOPB Datasheet HTML 10Page - Texas Instruments LP2996AMR/NOPB Datasheet HTML 11Page - Texas Instruments LP2996AMR/NOPB Datasheet HTML 12Page - Texas Instruments LP2996AMR/NOPB Datasheet HTML 13Page - Texas Instruments LP2996AMR/NOPB Datasheet HTML 14Page - Texas Instruments LP2996AMR/NOPB Datasheet HTML 15Page - Texas Instruments LP2996AMR/NOPB Datasheet HTML 16Page - Texas Instruments LP2996AMR/NOPB Datasheet HTML 17Page - Texas Instruments LP2996AMR/NOPB Datasheet HTML 18Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 29 page
background image
VTT
LP2996
PVIN
VDDQ
VREF
AVIN
VREF= 0.9V
VSENSE
GND
+
+
+
VDDQ = 1.8V
AVIN = 3.3V or 5.5V
VTT = 0.9V
SD
SD
PVIN = 3.3V
CIN
COUT
CREF
VTT
LP2996
PVIN
VDDQ
VREF
AVIN
VREF = 0.9V
VSENSE
GND
+
+
+
VDDQ = 1.8V
AVIN = 2.2V to 5.5V
VTT = 0.9V
SD
SD
PVIN = 1.8V
CIN
COUT
CREF
LP2996A
SNOSCY7 – JUNE 2014
www.ti.com
Typical Application (continued)
8.2.3 DDR-II Applications
With the separate VDDQ pin and an internal resistor divider it is possible to use the LP2996A in applications
utilizing DDR-II memory. Figure 24 and Figure 25 show several implementations of recommended circuits with
output curves displayed in the Typical Performance Characteristics. Figure 24 shows the recommended circuit
configuration for DDR-II applications. The output stage is connected to the 1.8 V rail and the AVIN pin can be
connected to either a 3.3 V or 5 V rail. For DDR-III and DDR-III low power designs in wider temperature
applications, the LP2998/Q is recommended.
Figure 21. Recommended DDR-II Termination
If it is not desirable to use the 1.8 V rail it is possible to connect the output stage to a 3.3 V rail. Care should be
taken to not exceed the maximum junction temperature as the thermal dissipation increases with lower VTT
output voltages. For this reason it is not recommended to power PVIN off a rail higher than the nominal 3.3 V.
The advantage of this configuration is that it has the ability to source and sink a higher maximum continuous
current.
Figure 22. DDR-II Termination with Higher Voltage Rails
8.2.4 SSTL-2 Applications
For the majority of applications that implement the SSTL-2 termination scheme it is recommended to connect all
the input rails to the 2.5 V rail. This provides an optimal trade-off between power dissipation and component
count and selection. An example of this circuit can be seen in Figure 23.
14
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated
Product Folder Links: LP2996A



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com