TNETE2004 datasheet(18/47 Pages) TI1

18 / 47 page

TNETE2004

MDIO-MANAGED QuadPHY

FOUR 10BASE-T PHYSICAL-LAYER INTERFACES

SPWS023D – OCTOBER 1996 – REVISED OCTOBER 1997

POST OFFICE BOX 655303

• DALLAS, TEXAS 75265

PHY generic status register – GEN_sts at 0x1

BYTE 1

BYTE 0

RESERVED

Figure 7. PHY Generic Status Register

Table 4. PHY Generic Status Register Bit Functions

BIT

FUNCTION

DIRECTION†

NO.

NAME

FUNCTION

DIRECTION†

100Base-T4 capable. Not supported, read as 0

100Base-T4 full-duplex capable. Not supported, read as 0

100Base-T4 half-duplex capable. Not supported, read as 0

10BASE-TX full-duplex capable. Supported, read as 1

10BASE-TX half-duplex capable. Supported, read as 1

10–6

RESERVED

Reserved. Read as 0.

ACOMPLETE

Auto-negotiation complete. When set, ACOMPLETE indicates that auto-negotiation has been

completed.

RFAULT

Remote fault detected. When set, RFAULT indicates that the link partner has indicated a fault

condition by way of auto-negotiation.

Auto-negotiation capable. Set to indicate this PHY is capable of auto-negotiation

LINK

Link status. When set, LINK indicates that the PHY is receiving valid link pulses.

JABBER

Jabber detected. When set, JABBER indicates the PHY has entered jabber mode. JABBER is

cleared after a reset or after TXEN is deasserted for 500 ms.

Extended capability. This bit is hardwired to 1 to indicate that the PHY supports extensions to the

IEEE Std 802.3u.

† RO = read only

PHY generic identifier, GEN_id_hi, and GEN_id_lo at 0x2 and 0x3

These two registers are hardwired to constant values. GEN_id_hi is fixed at 0x4000, and GEN_id_lo is fixed

at 0x5051.

TNETE2004 数据表(PDF) 18 Page - Texas Instruments

TNETE2004 数据表(HTML) 18 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47

数据表下载