PC87365 datasheet(63/215 Pages) NSC

63 / 215 page

2.0 Device Architecture and Configuration (Continued)

www.national.com

2.13 SERIAL PORT 1 CONFIGURATION

2.13.1

Logical Device 3 (SP1) Configuration

Table 23 lists the configuration registers that affect the Serial Port 2. Only the last register (F0h) is described here. See Sec-

tions 2.2.3 and 2.2.4 for descriptions of the others.

Table 23. Serial Port 1 Conﬁguration Registers

2.13.2

Serial Port 1 Configuration Register

This register is reset by hardware to 02h.

Location:

Index F0h

Type:

R/W

Index

Conﬁguration Register or Action

Type

Reset

30h Activate. See also bit 0 of the SIOCF1 register and bit 3 of the SIOCF6 register. R/W

00h

60h Base Address MSB register. Bits 7-3 (for A15-11) are read only, 00000b.

R/W

03h

61h Base Address LSB register. Bit 2-0 (for A2-0) are read only, 000b.

R/W

F8h

70h Interrupt Number and Wake-Up on IRQ Enable register (see note, p. 35).

R/W

04h

71h Interrupt Type. Bit 1 is R/W; other bits are read only.

R/W

03h

74h Report no DMA Assignment.

04h

75h Report no DMA Assignment.

04h

F0h Serial Port 1 Conﬁguration register.

R/W

02h

Bit

76543210

Name

Bank

Select

Enable

Reserved

Busy

Indicator

Power

Mode

Control

TRI-STATE

Control

Reset

00000010

Bit

Description

Bank Select Enable. Enables bank switching for Serial Port 1.

0: Disabled (default).

1: Enabled

6-3

Reserved.

Busy Indicator. This read only bit can be used by power management software to decide when to power-down

the Serial Port 1 logical device.

0: No transfer in progress (default).

1: Transfer in progress.

Power Mode Control. When the logical device is active in:

0: Low power mode

Serial Port 1 Clock disabled. The output signals are set to their default states. The RI input signal can be

programmed to generate an interrupt. Registers are maintained. (Unlike Active bit in Index 30 that also

prevents access to Serial Port 1 registers.)

1: Normal power mode

Serial Port 1 clock enabled. Serial Port 1 is functional when the logical device is active (default).

TRI-STATE Control. When enabled and the device is inactive, the logical device output pins are in TRI-STATE.

0: Disabled (default)

1: Enabled

PC87365 数据表(PDF) 63 Page - National Semiconductor (TI)

PC87365 数据表(HTML) 63 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载