数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

ADE3000SXT 数据表(PDF) 30 Page - STMicroelectronics

部件名 ADE3000SXT
功能描述  LCD Display Engines with Integrated DVI, ADC and YUV Ports
PDF  88 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ADE3000SXT 数据表(HTML) 30 Page - STMicroelectronics

Back Button ADE3000SXT Datasheet HTML 26Page - STMicroelectronics ADE3000SXT Datasheet HTML 27Page - STMicroelectronics ADE3000SXT Datasheet HTML 28Page - STMicroelectronics ADE3000SXT Datasheet HTML 29Page - STMicroelectronics ADE3000SXT Datasheet HTML 30Page - STMicroelectronics ADE3000SXT Datasheet HTML 31Page - STMicroelectronics ADE3000SXT Datasheet HTML 32Page - STMicroelectronics ADE3000SXT Datasheet HTML 33Page - STMicroelectronics ADE3000SXT Datasheet HTML 34Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 88 page
background image
Sync Retiming Block
ADE3XXX
30/88
2.8
Sync Retiming Block
The Sync Retiming (SRT) block retimes incoming synchronization signals (H Sync, V Sync, etc) into
the XCLK and INCLK domains.
For the XCLK domain, SRT has the following functionality:
q
Retimes all sync signals going to SMEAS into the XCLK domain.
q
Extracts vertical sync from composite sync signals (ahsync and acsync pins)
q
Divides clocks by 1024 for activity detection purposes.
q
Generates a delay-filtered version of vertical sync from a mux-selectable vertical sync source.
q
Generates a coast signal in the XCLK domain for the LLPLL.
YUV_INT
0x0702
[7:6]
Reserved
R/W
[5]
0x0
0: VIP 8b mode
1: VIP 16b mode (skip 1 clock after
every 6 valid data)
R/W
[4:2]
0x0
YUV data input format
0x2: YUV 16-bit
0x4: YUV 8-bit
0x6: RGB
all others: Reserved
R/W
[1]
0x0
0: C-Y
1: Y-C
R/W
[0]
0x0
0: Cr-Cb
1: Cb-Cr
Table 12: Sync Retiming Registers (Sheet 1 of 2)
Register Name
Addr
Mode
Bits
Default
Description
SRTXK_CSYNC_INV
0x01E0
[7:3]
0x0
Reserved
R/W
[2]
0x0
invert filtered vert sync signal
R/W
[1]
0x0
invert composite sync signal
R/W
[0]
0x0
invert SOG signal
SRTXK_SOG_THR_L
0x01E1
R/W
[7:0]
0x080
SOG vert sync extractor threshold [7:0]
SRTXK_SOG_THR_H
0x01E2
R/W
[7:4]
Reserved
[3:0]
SOG vert sync extractor threshold [11:8]
SRTXK_CSYNC_THR_L
0x01E3
R/W
[7:0]
0x080
composite sync vertical sync extractor
threshold [7:0]
SRTXK_CSYNC_THR_H
0x01E4
R/W
[7:4]
Reserved
[3:0]
composite sync vertical sync extractor
threshold [11:8]
Table 11: YUV Registers (Sheet 2 of 2)
Register Name
Addr
Mode
Bits
Default
Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com