数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADE3050SXT 数据表(PDF) 27 Page - STMicroelectronics

部件名 ADE3050SXT
功能描述  LCD Display Engines with Integrated DVI, ADC and YUV Ports
PDF  88 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ADE3050SXT 数据表(HTML) 27 Page - STMicroelectronics

Back Button ADE3050SXT Datasheet HTML 23Page - STMicroelectronics ADE3050SXT Datasheet HTML 24Page - STMicroelectronics ADE3050SXT Datasheet HTML 25Page - STMicroelectronics ADE3050SXT Datasheet HTML 26Page - STMicroelectronics ADE3050SXT Datasheet HTML 27Page - STMicroelectronics ADE3050SXT Datasheet HTML 28Page - STMicroelectronics ADE3050SXT Datasheet HTML 29Page - STMicroelectronics ADE3050SXT Datasheet HTML 30Page - STMicroelectronics ADE3050SXT Datasheet HTML 31Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 27 / 88 page
background image
27/88
ADE3XXX
HDCP Block
2.6
HDCP Block
The HDCP block implements the datapath decryption block of the HDCP content protection scheme
of DVI. Please refer to the HDCP Specification 1.0 for details. The state machines of the HDCP
specification are split between the external microcontroller and this block. Only the high speed and
data intensive cryptographic functions are implemented in this block to maintain maximum system
level flexibility.
DVI_PLL_6
0x0486
R/W
[7:6]
[5:4]
[3:2]
[1:0]
0x0
Strobe [16:19] Delay Adjustment
0x0: Normal
0x1: Slow
0x2: Fast
0x3: Reserved
DVI_PLL_7
0x0487
R/W
[7:6]
[5:4]
[3:2]
[1:0]
0x0
Strobe [20:23] Delay Adjustment
0x0: Normal
0x1: Slow
0x2: Fast
0x3: Reserved
DVI_PLL_8
0x0488
R/W
[7:6]
[5:4]
[3:2]
[1:0]
0x0
Strobe [24:27] Delay Adjustment
0x0: Normal
0x1: Slow
0x2: Fast
0x3: Reserved
DVI_PLL_9
0x0489
[7:6]
Reserved
R/W
[5]
0x0
Test Enable (normal operation = 0)
R/W
[4]
0x0
Strobe Delay Adjustment Step
0: 45pS (default)
1: 72pS
R/W
[3:2]
0x0
Strobe 29 Adjust
0: Normal
1: Slower
2: Faster
3: Reserved
R/W
[1:0]
0x0
Strobe 28 Adjust
R/W
[3:2]
[1:0]
0x0
Strobe [28:29] Delay Adjustment
0x0: Normal
0x1: Slow
0x2: Fast
0x3: Reserved
DVI_PLL_10
0x048A
[7]
Reserved
R
[6:4]
Test Output DVIPLL[79:77]
R
[3:0]
PLL Range Status
R
[3:0]
0x0
PLL Range Status
Table 9: DVI Registers (Sheet 5 of 5)
Register Name
Addr
Mode
Bits
Default
Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com