| 数据搜索系统,热门电子元器件搜索 |
|
CS8420 数据表(PDF) 49 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
CS8420 数据表(HTML) 49 Page - Cirrus Logic |
|
49 / 80 page ![]() CS8420 DS245PP2 49 14. HARDWARE MODES 14.1 Overall Description The CS8420 has six hardware modes, which allow use of the device without using a micro-controller to access the device control registers and CS & U data. The flexibility of the CS8420 is necessarily limited in hardware mode. Various pins change function in hardware mode, and various data paths are also possible. These alternatives are identified by hardware mode numbers 1 through 6. The fol- lowing sections describe the data flows and pin def- initions for each hardware mode. 14.1.1 Hardware Mode Definitions Hardware mode is selected by connecting the H/S pin to ‘1’. In hardware mode, 3 pins (DFC0, DFC1 & S/AES) determine the hardware mode number, according to Table 3Start-up options are used ex- tensively in hardware mode. Options include whether the serial audio output ports are master or slave, the serial audio ports’ format and whether TCBL is an input or an output. Which output pins are used to set which modes depends on which hardware mode is being used. 14.1.2 Serial Audio Port Formats In hardware mode, only a limited number of alter- native serial audio port formats are available. These formats are described by Tables 4 & 5, which de- fine the equivalent software mode bit settings for each format. Timing diagrams are shown in Figures 16 and 17. For each hardware mode, the following pages con- tain a data flow diagram, a pin-out drawing, a pin descriptions list and a definition of the available start-up options. DFC1 DFC0 S/AES Hardware Mode Number 0 0 0 1 - Default Data Flow, AES3 input 0 0 1 2 - Default Data Flow, serial input 0 1 - 3 - Transceive Flow, with SRC 1 0 - 4 - Transceive Flow, no SRC 1 1 0 5 - AES3 Rx only, AES3 input 1 1 1 6 - AES3 Tx only, serial input Table 3. Hardware Mode Definitions SOSF SORES1/0 SOJUST SODEL SOSPOL SOLRPOL OF1 - Left Justified 0 00 0 0 1 0 OF2 - I2S 24-bit data 000 0 1 0 1 OF3 - Right Justified, master mode only 000 1 0 0 0 OF4 - I2S 16 bit data 010 0 1 0 1 OF5 - Direct AES3 data 0 11 0 0 1 0 Table 4. Serial Audio Output Formats Available in Hardware Mode SISF SIRES1/0 SIJUST SIDEL SISPOL SILRPOL IF1 - Left Justified 0 00 0 0 1 0 IF2 - I2S 000 0 1 0 1 IF3 - Right Justified 24-bit data 000 1 0 0 0 IF4 - Right Justified 16-bit data 010 1 0 0 0 Table 5. Serial Audio Input Formats Available in Hardware Mode |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |