LM79 datasheet(12/31 Pages) NSC

12 / 31 page

Functional Description (Continued)

Intrusion input is designed to accept an active high signal

from an external circuit that latches when the case is re-

moved from the computer.

2.0 INTERFACE

The LM79 only decodes the three lowest address bits on the

ISA bus. Referring to the ISA bus timing diagrams in and ,

the Chip Select Input, CS, should be taken low by external

address decoder circuitry to access the LM79. The LM79

decodes the following base addresses:

-Port x0h: Power On Self Test codes from ISA bus.

-Port x4h: Power On Self Test codes from ISA bus.

-Port x5h: The LM79s Internal Address Register

-Port x6h: Data Register

IORD is the standard ISA bus signal that indicates to the

LM79 that it may drive data on to the ISA data bus.

IOWR is the standard ISA command to the LM79 that it may

latch data from the ISA bus.

SYSCLK is the standard ISA SYSCLK, typically 8.33 MHz.

This clock is used only for timing of the ISA interface of the

LM79. All other clock functions within LM79 such as the ADC

and fan counters are done with a separate asynchronous

internal clock.

A typical application designed to utilize the POST RAM

would decode the LM79 to the address space starting at

80h, which is where POST codes are output to. Otherwise,

the LM79 can be decoded into a different desired address

space.

To communicate with an LM79 Register, first write the ad-

dress of that Register to Port x5h. Read or write data from or

to that register via Port x6h. A write will take IOWR low, while

a read will take IORD low.

If the Serial Bus Interface and ISA bus interface are used

simultaneously there is the possibility of collision. To prevent

this from occurring in applications where both interfaces are

used, read port x5h and if the Most Significant Bit, D7, is

high, ISA communication is limited to reading port x5h only

until this bit is low. A Serial Bus communication occurring

while ISA is active will not be a problem, since even a single

bit of Serial Bus communication requires 10 microseconds,

in comparison to less than a microsecond for an entire ISA

communication.

LM79 数据表(PDF) 12 Page - National Semiconductor (TI)

LM79 数据表(HTML) 12 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31

数据表下载