ZSC31015EEG1-R datasheet(27/52 Pages) IDT

27 / 52 page

November 14, 2016

ZSC31015 Datasheet

The ZSC31015 transmits 10-bit bytes (1 start bit, 8 data bits, 1 parity bit). During calibration and configuration,

transmissions are normally either A5HEX or data. A5HEX indicates successful completion of a command. There are

two different digital output modes configurable (digital output with temperature, and digital output with only bridge

data). During Normal Operation Mode, if the part is configured for digital output of the bridge reading, it first

transmits the high byte of bridge data, followed by the low byte. The bridge data is 14 bits in resolution, so the

upper two bits of the high byte are always zero-padded. There is a half stop bit time between bytes in a packet.

This means that for the time of a half a bit width, the signal level is high.

Figure 3.5

Digital Output (NOM) Bridge Readings

The second option for Digital Output Mode is digital output bridge reading with temperature. It will be transmitted

as 3 data packets. The temperature byte represents an 8-bit temperature quantity spanning from -50 to 150°C.

Figure 3.6

Digital Output (NOM) Bridge Readings with Temperature

The EEPROM transmission occurs in a packet with 20 data bytes, as shown in Figure 3.7.

2 DATA Byte Packet

(Digital Bridge Output)

7 6 5 4 3 2 1 0

Stop S

0 0 5 4 3 2 1 0

Data Byte

Bridge High

Data Byte

Bridge Low

Stop

Start Bit

Parity Bit of Data Byte

Data Bit (example: Bit 2)

32µs

3 DATA Byte Packet

(Digital Bridge Output with Temperature )

7 6 5 4 3 2 1 0

Stop S

0 0 5 4 3 2 1 0

Data Byte

Bridge High

Data Byte

Bridge Low

7 6 5 4 3 2 1 0

Stop S

Data Byte

Temperature

ZSC31015EEG1-R 数据表(PDF) 27 Page - Integrated Device Technology

ZSC31015EEG1-R 数据表(HTML) 27 Page - Integrated Device Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52

数据表下载

链接网址

ZSC31015EEG1-R 数据表(PDF) 27 Page - Integrated Device Technology

ZSC31015EEG1-R 数据表(HTML) 27 Page - Integrated Device Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52

数据表 下载

链接网址

数据表下载