X9521 datasheet(5/26 Pages) XICOR

5 / 26 page

REV 1.1.9 1/30/03

Characteristics subject to change without notice.

5 of 26

www.xicor.com

X9521

– Preliminary Information

Nonvolatile Write Acknowledge Polling

After a nonvolatile write command sequence (for either

the EEPROM array, the Non Volatile Memory of a DCP

(NVM), or the CONSTAT Register) has been correctly

issued (including the ﬁnal STOP condition), the X9521 ini-

tiates an internal high voltage write cycle. This cycle typi-

cally requires 5 ms. During this time, no further Read or

Write commands can be issued to the device. Write

Acknowledge Polling is used to determine when this high

voltage write cycle has been completed.

To perform acknowledge polling, the master issues a

START condition followed by a Slave Address Byte. The

Slave Address issued must contain a valid Internal Device

Address. The LSB of the Slave Address (R/W) can be set

to either 1 or 0 in this case. If the device is still busy with

the high voltage cycle then no ACKNOWLEDGE will be

returned. If the device has completed the write operation,

an ACKNOWLEDGE will be returned and the host can

then proceed with a read or write operation. (Refer to Fig-

ure 5.).

DIGITALLY CONTROLLED POTENTIOMETERS

DCP Functionality

The X9521 includes two independent resistor arrays.

These arrays respectively contain 99 and 255 discrete

resistive segments that are connected in series. The

physical ends of each array are equivalent to the ﬁxed

terminals of a mechanical potentiometer (RHx and RLx

inputs - where x = 1,2).

At both ends of each array and between each resistor

segment there is a CMOS switch connected to the wiper

(Rwx) output.Within each individual array, only one switch

may be turned on at any one time. These switches are

controlled by the Wiper Counter Register (WCR) (See

Figure 6). The WCR is a volatile register.

On power up of the X9521, wiper position data is auto-

matically loaded into the WCR from its associated Non

Volatile Memory (NVM) Register. The Table below shows

the Initial Values of the DCP WCR’s before the contents of

the NVM is loaded into the WCR.

The data in the WCR is then decoded to select and

enable one of the respective FET switches. A “make

ACK

returned?

Issue Slave Address

Byte (Read or Write)

Byte load completed

by issuing STOP.

Enter ACK Polling

Issue STOP

Issue START

YES

High Voltage Cycle

complete. Continue

command sequence?

Issue STOP

Continue normal

Read or Write

command sequence

PROCEED

YES

Figure 5.

Acknowledge Polling Sequence

DECODER

RESISTOR

ARRAY

RHx

FET

SWITCHES

RLx

RWx

WIPER

COUNTER

NON

MEMORY

VOLATILE

(WCR)

(NVM)

“WIPER”

Figure 6.

DCP Internal Structure

DCP

Initial Values Before Recall

R1 / 100 TAP

VL / TAP = 0

R2 / 256 TAP

VH / TAP = 255

X9521 数据表(PDF) 5 Page - Xicor Inc.

X9521 数据表(HTML) 5 Page - Xicor Inc.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26

数据表下载