L99MD02 datasheet(28/46 Pages) STMICROELECTRONICS

28 / 46 page

Functional description of the SPI

L99MD02

28/46

Doc ID 16082 Rev 5

For read operations, the <communication error> bit in the <Global Status Byte> will be set,

but the register to be read will still be transferred to the SDO pin. If the number of clock

cycles is smaller than the frame width, the data at SDO will be truncated. If the number of

clock cycles is larger than the frame width, the data at SDO will be filled with ‘0’ bits.

Due to this safety functionality a daisy chaining of SPI is not possible. Instead, a parallel

operation of the SPI bus by controlling the CSN signal of the connected ICs is

recommended.

Note:

As the frame width is 24 bits, an initial read of <SPI-frame-ID> using a 16 bits

communication will set the <communication Error bit> of the <Global Status Byte>. A

subsequent correct length transaction is necessary to correct this bit.

6.3

Write operation

OC0, OC1: operating code (00 for ‘write’ mode).

The write operation starts with a command byte followed by 2 data bytes.

For write cycles the <Global Status> register is followed by the previous content of the

addressed register.

The RAM memory area consists of 16 bit registers. All unused RAM addresses will be read

as ‘0’.

Failures are indicated by activating the corresponding bit of the <Global Status> register.

Note:

RAM address 00H is unused. An attempt to access this address is recognized as a

communication line error (‘Data-in stuck to GND’) and all internal registers will be cleared

(software reset).

6.4

Read operation

OC0, OC1: operating code (01 for ‘read’ mode).

The read operation starts with a command byte followed by 2 data bytes. The content of the

data bytes is ‘don’t care’. The content of the addressed register is shifted out at SDO within

the same frame (‘inframe response’). The returned data byte represents the content of the

Status> register.

6.5

Read and clear status operation

OC0, OC1: operating code (10 for ‘read and clear status’ mode).

The ‘Read and Clear Status’ operation starts with a command byte followed by 2 data bytes.

The content of the data bytes is ‘don’t care’. The content of the addressed status register is

transferred to SDO within the same frame (‘in-frame response’) and is subsequently

cleared.

A ‘Read and Clear Status’ operation with address 3FH clears all Status registers

simultaneously.

L99MD02 数据表(PDF) 28 Page - STMicroelectronics

L99MD02 数据表(HTML) 28 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46

数据表下载