数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TNETV2664FIDZWT 数据表(PDF) 44 Page - Texas Instruments

Click here to check the latest version.
部件名 TNETV2664FIDZWT
功能描述  Fixed-Point Digital Signal Processor
PDF  249 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 TI1 - Texas Instruments

TNETV2664FIDZWT 数据表(HTML) 44 Page - Texas Instruments

Back Button TNETV2664FIDZWT Datasheet HTML 40Page - Texas Instruments TNETV2664FIDZWT Datasheet HTML 41Page - Texas Instruments TNETV2664FIDZWT Datasheet HTML 42Page - Texas Instruments TNETV2664FIDZWT Datasheet HTML 43Page - Texas Instruments TNETV2664FIDZWT Datasheet HTML 44Page - Texas Instruments TNETV2664FIDZWT Datasheet HTML 45Page - Texas Instruments TNETV2664FIDZWT Datasheet HTML 46Page - Texas Instruments TNETV2664FIDZWT Datasheet HTML 47Page - Texas Instruments TNETV2664FIDZWT Datasheet HTML 48Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 44 / 249 page
background image
TMS320C6424
SPRS347D – MARCH 2007 – REVISED DECEMBER 2009
www.ti.com
Table 2-15. Peripheral Component Interconnect (PCI) Terminal Functions
SIGNAL
TYPE(1)
OTHER(2) (3)
DESCRIPTION
ZWT
ZDU
NAME
NO.
NO.
PCI
EM_A[16]/PGNT/
IPD
This pin is multiplexed between the EMIFA, PCI, and GPIO.
C11
B13
I/O/Z
GP[48]
DVDD33
In PCI mode, this pin is PCI bus grant (I)
EM_A[18]/PRST/
IPD
THIS pin is multiplexed between the EMIFA, PCI, and GPIO.
D11
A14
I/O/Z
GP[46]
DVDD33
In PCI mode, this pin is PCI reset (I)
EM_A[19]/PREQ/
IPD
This pin is multiplexed between the EMIFA, PCI, and GPIO.
B12
C14
I/O/Z
GP[45]
DVDD33
In PCI mode, this pin is the PCI bus request (O/Z)
EM_A[20]/PINTA/
IPD
This pin is multiplexed between the EMIFA, PCI, and GPIO.
C12
C15
I/O/Z
GP[44]
DVDD33
In PCI mode, this pin is the PCI interrupt A (O/Z)
EM_A[12]/PCBE3/
IPD
This pin is multiplexed between EMIFA, PCI, and GPIO.
D10
B12
I/O/Z
GP[89]
DVDD33
In PCI mode, this pin is the PCI command/byte enable 3 (I/O/Z).
HD3/VLYNQ_RXD2/
IPD
This pin is multiplexed between HPI, VLYNQ, PCI, and GPIO.
B7
B8
I/O/Z
PCBE2 /GP[61]
DVDD33
In PCI mode, this pin is the PCI command/byte enable 2 (I/O/Z)
HD11/MTXD3/
IPD
This pin is multiplexed between HPI, EMAC (MII), PCI, and GPIO.
C5
A5
I/O/Z
PCBE1/GP[69]
DVDD33
In PCI mode, this pin is the PCI command/byte enable 1 (I/O/Z)
HRDY/MRXD2/
IPU
This pin is multiplexed between HPI, EMAC (MII), PCI, and GPIO.
D2
C3
I/O/Z
PCBE0/GP[80]
DVDD33
In PCI mode, this pin is the PCI command/byte enable 0 (I/O/Z)
EM_A[9]/PIDSEL/
IPD
This pin is multiplexed between EMIFA, PCI, and GPIO.
D9
C11
I/O/Z
GP[92]
DVDD33
In PCI mode, this pin is the PCI initialization device select (I)
VLYNQ_CLOCK/
IPU
This pin is multiplexed between VLYNQ, PCI, and GPIO.
A7
A8
I/O/Z
PCICLK/GP[57]
DVDD33
In PCI mode, this pin is the PCI clock (I)
HD4/VLYNQ_RXD3/
IPD
This pin is multiplexed between HPI, VLYNQ, PCI, and GPIO.
C7
C8
I/O/Z
PFRAME/GP[62]
DVDD33
In PCI mode, this pin is the PCI frame (I/O/Z)
HD5/VLYNQ_TXD0/
IPD
This pin is multiplexed between HPI, VLYNQ, PCI, and GPIO.
A6
A7
I/O/Z
PIRDY/GP[63]
DVDD33
In PCI mode, this pin is the PCI initiator ready (I/O/Z)
HD6/VLYNQ_TXD1/
IPD
This pin is multiplexed between HPI, VLYNQ, PCI, and GPIO.
D6
C7
I/O/Z
PTRDY/GP[64]
DVDD33
In PCI mode, this pin is the PCI target ready (I/O/Z)
HD7/VLYNQ_TXD2/
IPD
This pin is multiplexed between HPI, VLYNQ, PCI, and GPIO.
B6
B7
I/O/Z
PDEVSEL/GP[65]
DVDD33
In PCI mode, this pin is the PCI device select (I/O/Z)
HD8/VLYNQ_TXD3/
IPD
This pin is multiplexed between HPI, VLYNQ, PCI, and GPIO.
A5
A6
I/O/Z
PPERR/GP[66]
DVDD33
In PCI mode, this pin is the PCI parity error (I/O/Z)
HD9/MCOL/
IPD
This pin is multiplexed between HPI, EMAC (MII), PCI, and GPIO.
C6
C6
I/O/Z
PSTOP/GP[67]
DVDD33
In PCI mode, this pin is the PCI stop (I/O/Z)
HD10/MCRS/
IPD
This pin is multiplexed between HPI, EMAC (MII), PCI, and GPIO.
B5
B6
I/O/Z
PSERR/GP[68]
DVDD33
In PCI mode, this pin is the PCI system error (I/O/Z)
HD12/MTXD2/
IPD
This pin is multiplexed between HPI, EMAC (MII), PCI, and GPIO.
D5
C5
I/O/Z
PPAR/GP[70]
DVDD33
In PCI mode, this pin is the PCI parity (I/O/Z)
(1)
I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal
(2)
IPD = Internal pulldown, IPU = Internal pullup. For more detailed information on pullup/pulldown resistors and situations where external
pullup/pulldown resistors are required, see Section 3.9.1 , Pullup/Pulldown Resistors.
(3)
Specifies the operating I/O supply voltage for each signal
44
Device Overview
Copyright © 2007–2009, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): TMS320C6424



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com