 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
TNETV2666FIBZWT 数据表(PDF) 185 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TNETV2666FIBZWT 数据表(HTML) 185 Page - Texas Instruments |
|
|
185 / 249 page  TMS320C6424 www.ti.com SPRS347D – MARCH 2007 – REVISED DECEMBER 2009 6.11.2 I2C Electrical Data/Timing 6.11.2.1 Inter-Integrated Circuits (I2C) Timing Table 6-33. Timing Requirements for I2C Timings(1) (see Figure 6-21) -7/-6/-5/-4 -L/-Q6/-Q5/-Q4 NO. STANDARD UNIT FAST MODE MODE MIN MAX MIN MAX 1 tc(SCL) Cycle time, SCL 10 2.5 µs Setup time, SCL high before SDA low (for a repeated START 2 tsu(SCLH-SDAL) 4.7 0.6 µs condition) Hold time, SCL low after SDA low (for a START and a repeated 3 th(SCLL-SDAL) 4 0.6 µs START condition) 4 tw(SCLL) Pulse duration, SCL low 4.7 1.3 µs 5 tw(SCLH) Pulse duration, SCL high 4 0.6 µs 6 tsu(SDAV-SCLH) Setup time, SDA valid before SCL high 250 100(2) ns 7 th(SDA-SCLL) Hold time, SDA valid after SCL low 0(3) 0(3) 0.9(4) µs Pulse duration, SDA high between STOP and START 8 tw(SDAH) 4.7 1.3 µs conditions 20 + 0.1Cb 9 tr(SDA) Rise time, SDA 1000 300 ns (5) 20 + 0.1Cb 10 tr(SCL) Rise time, SCL 1000 300 ns (5) 20 + 0.1Cb 11 tf(SDA) Fall time, SDA 300 300 ns (5) 20 + 0.1Cb 12 tf(SCL) Fall time, SCL 300 300 ns (5) 13 tsu(SCLH-SDAH) Setup time, SCL high before SDA high (for STOP condition) 4 0.6 µs 14 tw(SP) Pulse duration, spike (must be suppressed) 0 50 ns 15 Cb (5) Capacitive load for each bus line 400 400 pF (1) The I2C pins SDA and SCL do not feature fail-safe I/O buffers. These pins could potentially draw current when the device is powered down. (2) A Fast-mode I2C-bus™ device can be used in a Standard-mode I2C-bus system, but the requirement tsu(SDA-SCLH)≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line tr max + tsu(SDA-SCLH)= 1000 + 250 = 1250 ns (according to the Standard-mode I2C-Bus Specification) before the SCL line is released. (3) A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the VIHmin of the SCL signal) to bridge the undefined region of the falling edge of SCL. (4) The maximum th(SDA-SCLL) has only to be met if the device does not stretch the low period [tw(SCLL)] of the SCL signal. (5) Cb = total capacitance of one bus line in pF. If mixed with HS-mode devices, faster fall-times are allowed. Copyright © 2007–2009, Texas Instruments Incorporated Peripheral Information and Electrical Specifications 185 Submit Documentation Feedback Product Folder Link(s): TMS320C6424 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
