数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TNETV2685FIBZUT5 数据表(PDF) 70 Page - Texas Instruments

部件名 TNETV2685FIBZUT5
功能描述  Digital Media Processor
PDF  191 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 TI1 - Texas Instruments

TNETV2685FIBZUT5 数据表(HTML) 70 Page - Texas Instruments

Back Button TNETV2685FIBZUT5 Datasheet HTML 66Page - Texas Instruments TNETV2685FIBZUT5 Datasheet HTML 67Page - Texas Instruments TNETV2685FIBZUT5 Datasheet HTML 68Page - Texas Instruments TNETV2685FIBZUT5 Datasheet HTML 69Page - Texas Instruments TNETV2685FIBZUT5 Datasheet HTML 70Page - Texas Instruments TNETV2685FIBZUT5 Datasheet HTML 71Page - Texas Instruments TNETV2685FIBZUT5 Datasheet HTML 72Page - Texas Instruments TNETV2685FIBZUT5 Datasheet HTML 73Page - Texas Instruments TNETV2685FIBZUT5 Datasheet HTML 74Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 70 / 191 page
background image
CLKIN
2
3
4
4
5
1
TMS320DM647
TMS320DM648
SPRS372H – MAY 2007 – REVISED APRIL 2012
www.ti.com
6.5.2
PLL2 Controller Operating Modes
Unlike the PLL1 controller that can operate in bypass and a PLL mode, the PLL2 controller only operates
in PLL mode. PLL2 is unlocked only during the power-up sequence (see Section 6.7) and is locked by the
time the RESETSTAT pin goes high. It does not lose lock during any of the other resets.
6.5.3
PLL2 Controller Input Clock Electrical Data/Timing
Table 6-11. Timing Requirements for CLKIN2(1) (2) (see Figure 6-8)
720, 800, 900, 1100
NO.
PLL MODE x20
UNIT
MIN
MAX
1
tc(CLKIN2)
Cycle time, CLKIN2
37.5
50
ns
2
tw(CLKIN2H)
Pulse duration, CLKIN2 high
0.4C
ns
3
tw(CLKIN2L)
Pulse duration, CLKIN2 low
0.4C
ns
4
tt(CLKIN2)
Transition time, CLKIN2
1.2
ns
5
tJ(CLKIN2)
Period jitter, (peak-to-peak) CLKIN2
100
ps
(1)
The reference points for the rise and fall transitions are measured at 3.3-V VIL MAX and VIH MIN.
(2)
C = CLKIN2 cycle time in ns. For example, when CLKIN2 frequency is 25 MHz, use C = 40 ns.
Figure 6-8. CLKIN2 Timing
6.5.4
PLL2 Controller Register Description(s)
A summary of the PLL2 controller registers is shown in Table 6-12.
Table 6-12. PLL2 and Reset Controller Registers Memory Map
HEX ADDRESS RANGE
REGISTER NAME
DESCRIPTION
0x0212 0000
PID
Peripheral Identification and Revision Information Register
0x0212 0100
PLLCTL
PLL Controller 2 Operations Control Register
0x0212 0110
PLLM
PLL Controller 2 Multiplier Control Register
0x0212 0138
PLLCMD
PLL Controller 2 Command Register
0x0212 013C
PLLSTAT
PLL Controller 2 Status Register (Shows PLLC1 Status)
70
Peripheral Information and Electrical Specifications
Copyright © 2007–2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): TMS320DM647 TMS320DM648



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com