TNETV2685FIBZUT5 datasheet(84/191 Pages) TI1

84 / 191 page

TMS320DM647

TMS320DM648

SPRS372H – MAY 2007 – REVISED APRIL 2012

www.ti.com

6.7

Reset Controller

The reset controller detects the different types of resets supported on the device and manages the

distribution of those resets throughout the device.

The device has several types of resets: power-on reset, warm reset, max reset and system reset. Table 6-

21 explains further the types of reset, the reset initiator, and the effects of each reset on the chip. See

Section 6.7.9 for more information on the effects of each reset on the PLL controllers and their clocks.

Table 6-21. Device-Level Reset Types

TYPE

INITIATOR

EFFECT(s)

Power-on Reset

POR pin

Resets the entire chip including the test and emulation logic

Resets everything except for the test and emulation logic and the

Warm Reset

RESET pin

Ethernet Subsystem

Max Reset

Emulator

Same as a warm reset

A system reset maintains memory contents and does not reset the

test and emulation circuit and the Ethernet Subsystem. The device

System Reset

PCI via the PRST pin

configuration pins are also not re-latched and system reset does not

affect the state of the peripherals (enable/disable).

In addition to device-level global resets, the PSC provides the capability to cause local resets to

peripherals and/or the CPU.

6.7.1

Power-on Reset (POR Pin)

Power-on reset (POR) is initiated by the POR pin and is used to reset the entire chip, including the test

and emulation logic. Power-on reset is also referred to as a cold reset since the device usually goes

through a power-up cycle. During power-up, the POR pin must be asserted (driven low) until the power

supplies have reached their normal operating conditions. Note that a device power-up cycle is not required

to initiate a power-on reset.

The following sequence must be followed during a power-on reset:

1. Wait for all power supplies to reach normal operating conditions while keeping the POR pin asserted

(driven low). While POR is asserted, all pins will be in high-impedance mode. After the POR pin is

deasserted (driven high), all Z-group pins, low-group pins, and high-group pins are set to their reset

state and will remain at their reset state until configured by their respective peripheral. The clock and

reset of each peripheral is determined by the default settings of the power and sleep controller (PSC).

2. Once all the power supplies are within valid operating conditions, the POR pin must remain asserted

(low) for a minimum number of 256 CLKIN2 cycles. The PLL1 controller input clock, CLKIN1, and the

PCI input clock, PCLK, must be valid during this time. PCLK is needed only if the PCI module is being

used. If the DDR2 memory controller and the Ethernet Subsystem are not needed, CLKIN2 can be tied

low and REFCLKP/REFCLKN can be connected to VSS and CVDD respectively. In this case, the POR

pin must remain asserted (low) for a minimum of 256 CLKIN1 cycles after all power supplies have

reached valid operating conditions. Within the low period of the POR pin, the following occurs:

(a) The reset signals flow to the entire chip (including the test and emulation logic), resetting modules

that use reset asynchronously.

(b) The PLL1 controller clocks are started at the frequency of the system reference clock. The clocks

are propagated throughout the chip to reset modules that use reset synchronously. By default,

PLL1 is in reset and unlocked.

in reset. Since the PLL2 controller always operates in PLL mode, the system reference clock and

all the system clocks are invalid at this point.

(d) The RESETSTAT pin stays asserted (low), indicating the device is in reset.

3. The POR pin may now be deasserted (driven high). When the POR pin is deasserted, the

configuration pin values are latched, and the PLL controllers change their system clocks to their default

divide-down values. PLL2 is taken out of reset and automatically starts its locking sequence. Other

Peripheral Information and Electrical Specifications

Submit Documentation Feedback

Product Folder Link(s): TMS320DM647 TMS320DM648

TNETV2685FIBZUT5 数据表(PDF) 84 Page - Texas Instruments

TNETV2685FIBZUT5 数据表(HTML) 84 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载