TNETV2685FIBZUT5 datasheet(113/191 Pages) TI1

113 / 191 page

AECLKIN

AECLKOUT

TMS320DM647

TMS320DM648

www.ti.com

SPRS372H – MAY 2007 – REVISED APRIL 2012

E = the EMIF input clock (AECLKIN or SYSCLK4/2) period in ns for EMIFA.

The reference points for the rise and fall transitions are measured at VOL MAX and VOH MIN.

EH is the high period of E (EMIF input clock period) in ns and EL is the low period of E (EMIF input clock period) in ns

for EMIFA.

Figure 6-20. AECLKOUT Timing for the EMIFA Module

6.10.3.1 Asynchronous Memory Timing

Table 6-44. Timing Requirements for Asynchronous Memory Cycles for EMIFA Module(1) (2) (3)

(see Figure 6-21 and Figure 6-22)

720, 800, 900, 1100

NO.

UNIT

MIN

MAX

tsu(EDV-A OEH)

Setup time, AEDx valid before AAOE/ASOE high

6.5

th(AOEH-EDV)

Hold time, AEDx valid after AAOE/ASOE high

tsu(ARDY-EKOH)

Setup time, AARDY valid before AECLKOUT low

th(EKOH-ARDY)

Hold time, AARDY valid after AECLKOUT low

tw(ARDY )

Pulse width, AARDY assertion and deassertion

2E + 5

Delay time, from AARDY sampled deasserted on AECLKOUT falling

td(ARDY-HOLD)

to beginning of programmed hold period

Setup time, before end of programmed strobe period by which

tsu(ARDY-HOLD)

AARDY should be asserted in order to insert extended strobe wait

states.

(1)

E = AECLKOUT period in ns for EMIFA

(2)

To specify data setup time, simply program the strobe width wide enough.

(3)

AARDY is internally synchronized. To use AARDY as an asynchronous input, the pulse width of the AARDY signal should be at least 2E

to specify setup and hold time is met.

Table 6-45. Switching Characteristics Over Recommended Operating Conditions for Asynchronous

Memory Cycles for EMIFA Module(1) (2) (3) (see Figure 6-21 and Figure 6-22)

720, 800, 900, 1100

NO.

PARAMETER

UNIT

MIN

MAX

tosu(SELV-AOEL)

Output setup time, select signals valid to AAOE/ASOE low

RS × E - 1.5

toh(AOEH-SELIV)

Output hold time, AAOE/ASOE high to select signals invalid

RS × E - 1.9

td(EKOH-AOEV)

Delay time, AECLKOUT high to AAOE/ASOE valid

7.28

tosu(SELV-AWEL)

Output setup time, select signals valid to AAWE/ASWE low

WS × E - 1.7

toh(AWEH-SELIV)

Output hold time, AAWE/ASWE high to select signals invalid

WH × E - 1.8

td(EKOH-AWEV)

Delay time, AECLKOUT high to AAWE/ASWE valid

1.3

7.1

(1)

E = AECLKOUT period in ns for EMIFA

(2)

RS = Read setup, RST = Read strobe, RH = Read hold, WS = Write setup, WST = Write strobe, WH = Write hold. These parameters

are programmed via the EMIFA CE Configuration registers (CEnCFG).

(3)

Select signals for EMIFA include: ACEx, ABE[1:0], AEA[23:0], ABA[1:0]; and for EMIFA writes, also include AR/W, AED[15:0].

Peripheral Information and Electrical Specifications

113

Submit Documentation Feedback

Product Folder Link(s): TMS320DM647 TMS320DM648

TNETV2685FIBZUT5 数据表(PDF) 113 Page - Texas Instruments

TNETV2685FIBZUT5 数据表(HTML) 113 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载