L6718 datasheet(53/71 Pages) STMICROELECTRONICS

53 / 71 page

DocID023399 Rev 3

53/71

L6718

Output voltage positioning

The RSFB resistor can then be designed according to the RSLL, as follows:

Equation 7

8.5

Dynamic VID transition support

The L6718 manages dynamic VID transitions that allow the output voltage of both sections

to be modified during normal device operation for power management purposes.

When changing dynamically the regulated voltage (DVID), the system must charge or

discharge the output capacitor accordingly. This means that an extra-current IDVID needs to

be delivered (especially when increasing the output regulated voltage) and it must be

considered when setting the overcurrent threshold of both the sections. This current results:

Equation 8

where dVOUT / dTVID depends on the specific command issued (10 mV/μsec. for

SetVID_Fast and 2.5 mV/

μsec. for SetVID_Slow).

Overcoming the OC threshold during the dynamic VID causes the device to latch and

disable.

As soon as the controller receives a new valid command to set the VID level for one (or

both) of the two sections, the reference of the involved section steps up or down according

to the target-VID with the programmed slope until the new code is reached. If a new valid

command is issued during the transition, the device updates the target-VID level and

performs the dynamic transition up to the new code. Protection is increased during the

transition and re-activated with proper delay after the end of the transition to prevent false

triggering.

8.6

DVID optimization: REF/SREF

High slew rate for dynamic VID transitions cause overshoot and undershoot on the

regulated voltage, causing a violation of the microprocessor requirement. To compensate

this behavior and to remove any over/undershoot in the transition, each section features a

DVID optimization circuit.

The reference used for the regulation is available on the REF/SREF pins (see Figure 12).

Connect an RREF/CREF to GND (RSREF / CSREF for the single-phase) to optimize the DVID

behavior. Components may be designed as follows (multi-phase, same equations apply to

single-phase):

SFB

SLL

DCR

-------------

⋅

DVID

OUT

VID

------------------

⋅

L6718 数据表(PDF) 53 Page - STMicroelectronics

L6718 数据表(HTML) 53 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71

数据表下载