| 数据搜索系统,热门电子元器件搜索 |
|
L6718 数据表(PDF) 28 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
L6718 数据表(HTML) 28 Page - STMicroelectronics |
|
28 / 71 page ![]() Device configuration L6718 28/71 DocID023399 Rev 3 6 Device configuration The device is designed to provide power supply to the Intel VR12 CPUs, DDR memory and also for DC-DC power supply general purposes. It features a universal serial data bus fully compliant with Intel VR12/IMVP7 protocol rev. 1.5. document #456098. The controller can be set to work in 2 main configurations: CPU mode and DDR mode which include also the settings for DC-DC general purposes. In CPU mode the device is able to manage the multi-phase rail to supply the Intel CPU CORE section while single-phase rail can be used for the graphics section embedded on the VR12 CPUs. Setting the DDR mode, the device uses the multi-phase rail to provide the DDR memory power supply (or DC-DC for general purposes) and it is possible to select the single-phase rail to supply the VTT termination voltage. Setting SWAP mode moves all three embedded drivers to run for the multi-phase rail section while an external PWM provides the regulation for the single-phase. In this configuration the single-phase rail can also be disabled, therefore moving the device to run with the multi-phase rail only (MRO mode). Setting Jmode, the single-phase rail becomes an independent DC-DC converter with enable and Power Good (SVREADY. The 2 main configurations (CPU mode and DDR mode) can be combined with SWAP mode, MRO mode and Jmode in order to maximize the number of device configurations to fit any motherboard. 6.1 CPU mode The device enters CPU mode by connecting the STCOMP/DDR pin to an external divider. After the soft-start the controller uses the STCOMP pin for thermal monitoring (see Section 10.3). In this configuration the device provides the power supply for the VR12 CPU CORE section by using the multi-phase rail while, if Jmode and MRO are disabled, the single-phase rail is used to supply the VR12 CPU GPU section. The controller use 00h as SVID bus address for the multi-phase rail while the single-phase rail, if used for the GPU section, is addressed by 01h, following the SVID Intel specifications for VR12 CPUs. In MRO mode it is possible to address the CPU with 00h or 01h. In CPU mode it is possible to set up the Jmode, Swap mode and MRO mode in order to have maximum flexibility for the power supply solution. 6.2 DDR mode DDR mode can be enabled by shorting the STCOMP/DDR pin to GND. During the startup, the device reads the voltage on the STCOMP/DDR pin and, if it is under 0.3 V, the DDR mode is set up and the device is able to supply DDR memory or the DC-DC converter for general purposes. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |