L6718 datasheet(29/71 Pages) STMICROELECTRONICS

29 / 71 page

DocID023399 Rev 3

29/71

L6718

Device configuration

The multi-phase rail can be configured to supply DDR2, DDR3 and DDR4 while, if Jmode

and MRO mode are disabled, the single-phase rail is set automatically to supply the DDR

voltage termination VDDQ/2 (reference is to VSEN/2) and the SIMAX embedded register is

fixed at 30 A.

The main characteristics are fixed by pinstrapping (see Section 6.6) and the single NTC

thermal compensation is disabled on the single-phase rail.

In DDR mode it is possible to set up the Jmode, Swap mode and MRO mode in order to

have maximum flexibility for the power supply solution.

6.3

SWAP mode

SWAP mode can be configured by the CONFIG0 pinstrapping pin (see Section 6.6.1 and

Section 6.6.2).

If SWAP mode is selected, the device swaps the embedded driver of the single-phase rail

PWM with the third phase PWM3.

This means that the single-rail becomes the third phase driver for the multi-phase rail

section. As a consequence, the single-rail PWM signal is provided on the PWM3/SPWM pin

and the single-phase rail runs with an external driver. There is no change for PWM4.

Using all three embedded drivers for the multi-phase rail section guarantees a very compact

solution for high integrated VRM design while the external driver single-rail section can be

the optimal solution VRM single-phase designed far from the controller.

Once SWAP mode is enabled the VFDE on the single-phase rail is disabled and it can not

be turned on by the SMBus or pinstrapping.

6.3.1

MRO - multi-phase rail only

If SWAP mode is set and the PWM3/SPWM pin is left floating, the system is configured with

the single-phase rail disabled. This configuration sets the controller to switch with only the

multi-phase rail (MRO - multi-phase rail only) ignoring any event on the single-phase rail.

The number of switching phase can be enabled by using PWM4 (see Table 7).

If the device is configured in MRO mode and in CPU mode, it is possible to select the SVID

bus addressing between 00h and 01h by the CONFIG0 pin (see Section 6.6.1 and

Figure 7. SWAP mode

PWM4

PWM3

DrS

Multiphase Rail

Singlephase Rail

PWM4

PWMS

Dr3

Multiphase Rail

Singlephase Rail

No SWAP mode

SWAP mode

AM12881v1

L6718 数据表(PDF) 29 Page - STMicroelectronics

L6718 数据表(HTML) 29 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71

数据表下载