| 数据搜索系统,热门电子元器件搜索 |
|
L6759D 数据表(PDF) 35 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
L6759D 数据表(HTML) 35 Page - STMicroelectronics |
|
35 / 51 page ![]() L6759D Efficiency optimization Doc ID 023240 Rev 1 35/51 9.2 Variable frequency diode emulation (VFDE) As the current required by the load is reduced, the L6759D progressively reduces the number of switching phases according to DPM settings on the multi-phase section. If single- phase operation is configured, when the delivered current approaches the CCM/DCM boundary, the controller enters VFDE operation. The single-phase section, being a single- phase, enters VFDE operation always when the delivered current approaches the CCM/DCM boundary. In a common single-phase DC-DC converter, the boundary between CCM and DCM is when the delivered current is perfectly equal to 1/2 of the peak-to-peak ripple into the inductor (Iout = Ipp/2). Further decreasing the load in this condition maintaining CCM operation would cause the current into the inductor to reverse, therefore sinking current from the output for a part of the off-time. This results in poor system efficiency. The L6759D is able (via CSPx/CSNx pins) to detect the sign of the current across the +inductor (zero cross detection, ZCD), so it is able to recognize when the delivered current approaches the CCM/DCM boundary. In VFDE operation, the controller fires the high-side MOSFET for a TON and the low-side MOSFET for a TOFF (the same as when the controller works in CCM mode) and waits for the necessary time until the next firing in high-impedance (HiZ). The consequence of this behavior is a linear reduction of the “apparent” switching frequency that, in turn, results in an improvement of the efficiency of the converter when in very light load conditions. To prevent entering the audible range, the “apparent” switching frequency reduction is limited to 30 kHz. 9.3 Gate drive control (GDC) Gate drive control (GDC) is a proprietary function which allows the L6759D to dynamically control the Power MOSFETs driving voltage in order to further optimize the overall system efficiency. According to the SVI power state commanded and the configuration received through the PMBus, the device switches this pin (GDC) between the VCC5 or VDRV (inputs). By connecting the power supply of external drivers directly to this pin, it is then possible to control carefully the external MOSFET driving voltage. Figure 12. Output current vs. switching frequency in PSK mode t Iout = Ipp/2 t Iout < Ipp/2 Tsw Tsw Tvfde |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |