 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
ST7MC1K2 数据表(PDF) 186 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST7MC1K2 数据表(HTML) 186 Page - STMicroelectronics |
|
|
186 / 371 page  Obsolete Product(s) - Obsolete Product(s) On-chip peripherals ST7MC1K2-Auto, ST7MC1K6-Auto, ST7MC2S4-Auto, ST7MC2S6-Auto 186/371 All detections of Zn events are done during a short measurement window while the high side switch is turned off. For this reason the PWM signal is applied on the high side switches. When the high side switch is off, the high side winding is tied to 0V by the free-wheeling diode, the low side winding voltage is also held at 0V by the low side ON switch and the complete BEMF voltage is present on the third winding: detection is then possible. For a detailed description of the MTC registers, see Section 10.6.13: MTC registers. 10.6.4 Application example: AC induction motor drive Although the command sequence is rather different between a PM BLDC and an AC three-phase induction motor, the motor controller can be configured to generate three-phase sinusoidal voltages. A timer with three independent PWM channels is available for this purpose. Based on each of the PWM reference signal, two complemented PWM signals with deadtime are generated on the output pins (6 in total), to drive directly an inverter with triple half bridge topology. The variable voltage levels to be applied on the motor terminals come from continuously varying duty cycle, from one PWM period to the other (refer to Figure 76 on page 187). The PWM counter generates a dedicated update event (U event) which: ● updates automatically the compare registers setting the duty cycle to avoid time critical issues and ensure glitchless PWM operation ● generates a dedicated U interrupt in which the values for the next coming update event are loaded in compare preload registers Table 82. Step configuration summary Configuration Step Σ 1 Σ 2 Σ 3 Σ 4 Σ 5 Σ 6 Phase state register Current direction A to B A to C B to C B to A C to A C to B High side T0 T0 T2 T2 T4 T4 Low side T3 T5 T5 T1 T1 T3 OO[5:0] bits in MPHST register 001001 100001 100100 000110 010010 011000 BEMF input Measurement done on MCIC MCIB MCIA MCIC MCIB MCIA IS[1:0] bits in MPHST register 10 01 00 10 01 00 BEMF edge Back EMF shape Falling Rising Falling Rising Falling Rising CPB bit in MCRB register (ZVD bit = 0) 0 1 0 1 0 1 Hardware or hardware- simulated demagnetization Voltage on measured point at the start of demagnetization 0V HV 0V HV 0V HV HDM-SDM bits in MCRB register 10 11 10 11 10 11 Demagnetization switch PWM side selection to accelerate demagnetization Low side High side Low side High side Low side High side Driver selection to accelerate demagnetization T3 T0 T5 T2 T1 T4 Obsolete Product(s) - Obsolete Product(s) |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
