数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST7MC1K2 数据表(PDF) 50 Page - STMicroelectronics

部件名 ST7MC1K2
功能描述  Clock, reset and supply management
PDF  371 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST7MC1K2 数据表(HTML) 50 Page - STMicroelectronics

Back Button ST7MC1K2 Datasheet HTML 46Page - STMicroelectronics ST7MC1K2 Datasheet HTML 47Page - STMicroelectronics ST7MC1K2 Datasheet HTML 48Page - STMicroelectronics ST7MC1K2 Datasheet HTML 49Page - STMicroelectronics ST7MC1K2 Datasheet HTML 50Page - STMicroelectronics ST7MC1K2 Datasheet HTML 51Page - STMicroelectronics ST7MC1K2 Datasheet HTML 52Page - STMicroelectronics ST7MC1K2 Datasheet HTML 53Page - STMicroelectronics ST7MC1K2 Datasheet HTML 54Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 50 / 371 page
background image
Obsolete
Product(s)
- Obsolete
Product(s)
Supply, reset and clock management
ST7MC1K2-Auto, ST7MC1K6-Auto, ST7MC2S4-Auto,
50/371
Figure 14.
Using the AVD to monitor VDD
6.5.3
Clock security system (CSS)
The clock security system (CSS) protects the ST7 against main clock problems. To allow the
integration of the security features in the applications, it is based on a PLL which can
provide a backup clock. The PLL can be enabled or disabled by option byte or by software. It
requires an 8-MHz input clock and provides a 16-MHz output clock.
Safe oscillator control
The safe oscillator of the CSS block is made of a PLL.
If the clock signal disappears (due to a broken or disconnected resonator) the PLL continues
to provide a lower frequency, which allows the ST7 to perform some rescue operations.
Note:
The clock signal must be present at start-up. Otherwise, the ST7MC1K2-Auto,
ST7MC1K26Auto, ST7MC2S4-Auto, and ST7MC2S6-Auto do not start and are maintained
in reset conditions.
Limitation detection
The automatic safe oscillator selection is notified by hardware setting the CSSD bit of the
SICSR register. An interrupt can be generated if the CSSIE bit has been previously set.
These two bits are described in the SICSR register description.
VDD
VIT+(AVD)
VIT-(AVD)
AVDF bit
0
0
1
AVDIE bit = 1
Vhyst
AVD interrup
t
request if
Interrupt process
VIT+(LVD)
VIT-(LVD)
LVD RESET
Early warning interrupt
(power has dropped, MCU not yet in reset)
trv voltage rise time
Interrupt process
Obsolete
Product(s)
- Obsolete
Product(s)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com