| 数据搜索系统,热门电子元器件搜索 |
|
ST72344S2 数据表(PDF) 71 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST72344S2 数据表(HTML) 71 Page - STMicroelectronics |
|
71 / 247 page ![]() ST72344xx, ST2345xx Power-saving modes Doc ID 12321 Rev 6 71/247 Figure 33. AWUF Halt timing diagram Figure 34. AWUFH mode flowchart 1. WDGHALT is an option bit. See Section 15.1: Option bytes for more details. 2. Peripheral clocked with an external clock source can still be active. 3. Only an AWUFH interrupt and some specific interrupts can exit the MCU from Halt mode (such as external interrupt). Refer to Table 17: Interrupt mapping for more details. 4. Before servicing an interrupt, the CC register is pushed on the stack. The I[1:0] bits of the CC register are set to the current software priority level of the interrupt routine and recovered when the CC register is popped. AWUFH interrupt fCPU Run mode Halt mode 256 or 4096 tCPU Run mode fAWU_RC Clear by software tAWU RESET INTERRUPT (3) Y N N Y CPU MAIN OSC PERIPHERALS (2) I[1:0] BITS OFF OFF 10 OFF FETCH RESET VECTOR OR SERVICE INTERRUPT CPU MAIN OSC PERIPHERALS I[1:0] BITS ON OFF XX (4) ON CPU MAIN OSC PERIPHERALS I[1:0] BITS ON ON XX (4) ON 256 OR 4096 CPU CLOCK DELAY WATCHDOG ENABLE DISABLE WDGHALT (1) 0 WATCHDOG RESET 1 CYCLE AWU RC OSC ON AWU RC OSC OFF AWU RC OSC OFF HALT INSTRUCTION (MCCSR.OIE=0) (AWUCSR.AWUEN=1) |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |