STM8L151C2 datasheet(15/122 Pages) STMICROELECTRONICS

15 / 122 page

DocID018780 Rev 9

15/122

STM8L151x2, STM8L151x3

Functional overview

3.1

Low-power modes

The low-density STM8L151x2/3 devices support five low power modes to achieve the best

compromise between low power consumption, short startup time and available wakeup

sources:

•

Wait mode: The CPU clock is stopped, but selected peripherals keep running. An

internal or external interrupt or a Reset can be used to exit the microcontroller from

Wait mode (WFE or WFI mode). Wait consumption: refer to Table 20.

•

Low power run mode: The CPU and the selected peripherals are running. Execution

is done from RAM with a low speed oscillator (LSI or LSE). Flash and data EEPROM

are stopped and the voltage regulator is configured in ultra-low-power mode. The

microcontroller enters Low power run mode by software and can exit from this mode by

software or by a reset.

All interrupts must be masked. They cannot be used to exit the microcontroller from this

mode. Low power run mode consumption: refer to Table 21.

•

Low power wait mode: This mode is entered when executing a Wait for event in Low

power run mode. It is similar to Low power run mode except that the CPU clock is

stopped. The wakeup from this mode is triggered by a Reset or by an internal or

external event (peripheral event generated by the timers, serial interfaces, DMA

controller (DMA1), comparators and I/O ports). When the wakeup is triggered by an

event, the system goes back to Low power run mode.

All interrupts must be masked. They cannot be used to exit the microcontroller from this

mode. Low power wait mode consumption: refer to Table 22.

•

Active-halt mode: CPU and peripheral clocks are stopped, except RTC. The wakeup

can be triggered by RTC interrupts, external interrupts or reset. Active-halt

consumption: refer to Table 23 and Table 24.

•

Halt mode: CPU and peripheral clocks are stopped, the device remains powered on.

The RAM content is preserved. The wakeup is triggered by an external interrupt or

reset. A few peripherals have also a wakeup from Halt capability. Switching off the

internal reference voltage reduces power consumption. Through software configuration

it is also possible to wake up the device without waiting for the internal reference

voltage wakeup time to have a fast wakeup time of 5 µs. Halt consumption: refer to

Table 25.

3.2

Central processing unit STM8

3.2.1

Advanced STM8 Core

The 8-bit STM8 core is designed for code efficiency and performance with an Harvard

architecture and a 3-stage pipeline.

It contains 6 internal registers which are directly addressable in each execution context, 20

addressing modes including indexed indirect and relative addressing, and 80 instructions.

STM8L151C2 数据表(PDF) 15 Page - STMicroelectronics

STM8L151C2 数据表(HTML) 15 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载