| 数据搜索系统,热门电子元器件搜索 |
|
STM32L432KB 数据表(PDF) 124 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32L432KB 数据表(HTML) 124 Page - STMicroelectronics |
|
124 / 149 page ![]() Electrical characteristics STM32L432KB STM3L432KC 124/149 DocID028798 Rev 2 Figure 22. 12-bit buffered / non-buffered DAC 1. The DAC integrates an output buffer that can be used to reduce the output impedance and to drive external loads directly without the use of an external operational amplifier. The buffer can be bypassed by configuring the BOFFx bit in the DAC_CR register. . 3. Refer to Table 56: I/O static characteristics. 4. Ton is the Refresh phase duration. Toff is the Hold phase duration. Refer to RM0393 reference manual for more details. Table 68. DAC accuracy(1) Symbol Parameter Conditions Min Typ Max Unit DNL Differential non linearity (2) DAC output buffer ON - - ±2 LSB DAC output buffer OFF - - ±2 - monotonicity 10 bits guaranteed INL Integral non linearity(3) DAC output buffer ON CL ≤ 50 pF, RL ≥ 5 kΩ -- ±4 DAC output buffer OFF CL ≤ 50 pF, no RL -- ±4 Offset Offset error at code 0x800(3) DAC output buffer ON CL ≤ 50 pF, RL ≥ 5 kΩ VREF+ = 3.6 V - - ±12 VREF+ = 1.8 V - - ±25 DAC output buffer OFF CL ≤ 50 pF, no RL -- ±8 Offset1 Offset error at code 0x001(4) DAC output buffer OFF CL ≤ 50 pF, no RL -- ±5 OffsetCal Offset Error at code 0x800 after calibration DAC output buffer ON CL ≤ 50 pF, RL ≥ 5 kΩ VREF+ = 3.6 V - - ±5 VREF+ = 1.8 V - - ±7 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |