L9634

32/36

4.37 Command Mode Response

Command Mode Response defined as shown below.

Table 29. MISO Command Mode Response Definition

DEPEN status flag indicates the state of DEPEN pin.

ARMx status flag indicates the state of the respective ARMx signal, including the pulse stretch timer. If the

pulse stretch timer is initiated by a deployment command, it does not assert the ARMx status flag. This

flag is de/asserted as soon as the de-glitch timer is expired.

Deploy status flag indicates the SPI deployment status for the respective channel. These flags reflect bit

D7 through bit D0 of the most recent SPI command mode message. These bits do not include the status

of pulse stretch timer. These bits will be overwritten by the most recent SPI command mode message.

When DEPEN is negated, a valid deploy command is ignored and deploy status flag is not set.

4.38 SPI Fault Response

This SPI fault response indicates a fault in the last MOSI transmission. OSD uses the parity bit to deter-

mine the integrity of the MOSI command transmission.This response is defined as shown in table.

Table 30. MISO SPI Fault Response

Bit

State

Description

D15

0

Mode Bits

D14

1

D13

-

Don’t Care

D12

0

DEPEN Negated

1

DEPEN Asserted

D11

0

ARM67 Negated

1ARM67 Asserted

D10

0

ARM45 Negated

1ARM45 Asserted

D9

0

ARM23 Negated

1ARM23 Asserted

D8

0

ARM01 Negated

1ARM01 Asserted

D7

Deploy Channel 7 Status

D6

Deploy Channel 6 Status

D5

Deploy Channel 5 Status

D4

Deploy Channel 4 Status

D3

Deploy Channel 3 Status

D2

Deploy Channel 2 Status

D1

Deploy Channel 1 Status

D0

Deploy Channel 0 Status

Bit

State

Description

D15

1

Mode Bits

D14

0

D13 – D0

Don’t Care

Obsolete

Product(s)

- Obsolete

Product(s)