数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STR710FZ1 数据表(PDF) 46 Page - STMicroelectronics

部件名 STR710FZ1
功能描述  ARM7TDMI??32-bit MCU with Flash, USB, CAN, 5 timers, ADC, 10 communication interfaces
PDF  80 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STR710FZ1 数据表(HTML) 46 Page - STMicroelectronics

Back Button STR710FZ1 Datasheet HTML 42Page - STMicroelectronics STR710FZ1 Datasheet HTML 43Page - STMicroelectronics STR710FZ1 Datasheet HTML 44Page - STMicroelectronics STR710FZ1 Datasheet HTML 45Page - STMicroelectronics STR710FZ1 Datasheet HTML 46Page - STMicroelectronics STR710FZ1 Datasheet HTML 47Page - STMicroelectronics STR710FZ1 Datasheet HTML 48Page - STMicroelectronics STR710FZ1 Datasheet HTML 49Page - STMicroelectronics STR710FZ1 Datasheet HTML 50Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 46 / 80 page
background image
Electrical parameters
STR71xFxx STR710RZ
46/80
Doc ID 10350 Rev 13
ΔtJITTER1 PLL jitter (peak to peak)
tPLL = 4 MHz,
MX[1:0]=’11’
Global Output division
= 32
(Output Clock = 2
MHz)
0.7
2
ns
Table 20.
PLL2 characteristics
Symbol
Parameter
Test conditions
Value
Unit
Min
Typ
Max
fPLLCLK2
PLL multiplier output
clock
140
MHz
fPLL2
PLL input clock
FREF_RANGE = 0
1.5
3.0
MHz
FREF_RANGE = 1
3.0
5
MHz
tLOCK2
PLL lock time
FREF_RANGE = 0
Stable Input Clock
Stable V33IOPLL, V18
300
μs
FREF_RANGE = 1
Stable Input Clock
Stable V33IOPLL, V18
600
μs
ΔtJITTER2 PLL jitter (peak to peak)
tPLL = 4 MHz, MX[1:0]=’11’
Global Output division = 32
(Output Clock = 2 MHz)
0.7
2
ns
Table 21.
Low-power mode wakeup timing
Symbol
Parameter
Typ
Unit
tWULPWFI Wakeup from LPWFI mode
26(1)
1.
Clock selected is CK2_16, Main VReg OFF and Flash in power-down
µs
tWUSTOP
Wakeup from STOP mode
2048
CLK
Cycles
(2)
2.
The CLK clock is derived from the external oscillator.
tWUSTBY
Wakeup from STANDBY mode
2048 CLK Cycles
+ 8 CLK2 Cycles(3)
3.
Refer to Figure 7. Reset General Timing in the STR71xF Reference Manual (UM0084)
Cycles
Table 19.
PLL1 characteristics (continued)
Symbol
Parameter
Test conditions
Value
Unit
Min
Typ
Max



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com