数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

X5083P 数据表(PDF) 5 Page - Xicor Inc.

部件名 X5083P
功能描述  CPU Supervisor with 8Kbit SPI EEPROM
PDF  21 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  XICOR [Xicor Inc.]
网页  http://www.xicor.com
标志 XICOR - Xicor Inc.

X5083P 数据表(HTML) 5 Page - Xicor Inc.

  X5083P Datasheet HTML 1Page - Xicor Inc. X5083P Datasheet HTML 2Page - Xicor Inc. X5083P Datasheet HTML 3Page - Xicor Inc. X5083P Datasheet HTML 4Page - Xicor Inc. X5083P Datasheet HTML 5Page - Xicor Inc. X5083P Datasheet HTML 6Page - Xicor Inc. X5083P Datasheet HTML 7Page - Xicor Inc. X5083P Datasheet HTML 8Page - Xicor Inc. X5083P Datasheet HTML 9Page - Xicor Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 21 page
background image
X5083
Characteristics subject to change without notice.
5 of 21
REV 1.1.6 6/25/02
www.xicor.com
Figure 4. VTRIP Programming Sequence
VTRIP Programming
Apply 5V to VCC
Decrement VCC
RESET pin
goes active?
Measured VTRIP -
Desired VTRIP
DONE
Execute
Sequence
Reset VTRIP
Set VCC = VCC Applied =
Desired VTRIP
Execute
Sequence
Set VTRIP
New VCC Applied =
Old VCC Applied + Error
(VCC = VCC - 50mV)
Execute
Sequence
Reset VTRIP
New VCC Applied =
Old VCC Applied - Error
Error
≤ –Emax
–Emax < Error < Emax
YES
NO
Error
≥ Emax
Emax = Maximum Desired Error
SPI Serial Memory
The memory portion of the device is a CMOS serial
EEPROM array with Xicor’s block lock protection. The
array is internally organized as x 8. The device features
a Serial Peripheral Interface (SPI) and software protocol
allowing operation on a simple four-wire bus.
The device utilizes Xicor’s proprietary Direct Write™
cell, providing a minimum endurance of 100,000 cycles
and a minimum data retention of 100 years.
The device is designed to interface directly with the
synchronous Serial Peripheral Interface (SPI) of many
popular microcontroller families.
The device monitors the bus and asserts RESET out-
put if the watchdog timer is enabled and there is no bus
activity within the user selectable time out period or the
supply voltage falls below a preset minimum VTRIP.
The device contains an 8-bit instruction register. It is
accessed via the SI input, with data being clocked in
on the rising edge of SCK. CS must be LOW during the
entire operation.
All instructions (Table 1), addresses and data are
transferred MSB first. Data input on the SI line is
latched on the first rising edge of SCK after CS goes
LOW. Data is output on the SO line by the falling edge
of SCK. SCK is static, allowing the user to stop the
clock and then start it again to resume operations
where left off.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com