数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

R5F104LED 数据表(PDF) 83 Page - Renesas Technology Corp

部件名 R5F104LED
功能描述  True Low Power Platform
PDF  213 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

R5F104LED 数据表(HTML) 83 Page - Renesas Technology Corp

Back Button R5F104LED Datasheet HTML 79Page - Renesas Technology Corp R5F104LED Datasheet HTML 80Page - Renesas Technology Corp R5F104LED Datasheet HTML 81Page - Renesas Technology Corp R5F104LED Datasheet HTML 82Page - Renesas Technology Corp R5F104LED Datasheet HTML 83Page - Renesas Technology Corp R5F104LED Datasheet HTML 84Page - Renesas Technology Corp R5F104LED Datasheet HTML 85Page - Renesas Technology Corp R5F104LED Datasheet HTML 86Page - Renesas Technology Corp R5F104LED Datasheet HTML 87Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 83 / 213 page
background image
RL78/G14
2. ELECTRICAL SPECIFICATIONS (TA = -40 to +85
°C)
R01DS0053EJ0330 Rev. 3.30
Page 83 of 208
Aug 12, 2016
2.5
Peripheral Functions Characteristics
AC Timing Test Points
2.5.1
Serial array unit
Note 1.
Transfer rate in the SNOOZE mode is 4800 bps only.
However, the SNOOZE mode cannot be used when FRQSEL4 = 1.
Note 2.
The following conditions are required for low voltage interface when EVDD0
< VDD.
2.4 V
EVDD0 < 2.7 V: MAX. 2.6 Mbps
1.8 V
EVDD0 < 2.4 V: MAX. 1.3 Mbps
1.6 V
EVDD0 < 1.8 V: MAX. 0.6 Mbps
Note 3.
The maximum operating frequencies of the CPU/peripheral hardware clock (fCLK) are:
HS (high-speed main) mode:
32 MHz (2.7 V
VDD 5.5 V)
16 MHz (2.4 V
VDD 5.5 V)
LS (low-speed main) mode:
8 MHz (1.8 V
VDD 5.5 V)
LV (low-voltage main) mode:
4 MHz (1.6 V
VDD 5.5 V)
Caution
Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input
mode register g (PIMg) and port output mode register g (POMg).
(1)
During communication at same potential (UART mode)
(TA = -40 to +85°C, 1.6 V
EVDD0 = EVDD1 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)
Parameter
Symbol
Conditions
HS (high-speed main)
Mode
LS (low-speed main)
Mode
LV (low-voltage main)
Mode
Unit
MIN.
MAX.
MIN.
MAX.
MIN.
MAX.
Transfer rate
Note 1
2.4 V
EVDD0 5.5 V
fMCK/6 Note 2
fMCK/6
fMCK/6
bps
Theoretical value of the
maximum transfer rate
fMCK = fCLK Note 3
5.3
1.3
0.6
Mbps
1.8 V
EVDD0 5.5 V
fMCK/6 Note 2
fMCK/6
fMCK/6
bps
Theoretical value of the
maximum transfer rate
fMCK = fCLK Note 3
5.3
1.3
0.6
Mbps
1.7 V
EVDD0 5.5 V
fMCK/6 Note 2
fMCK/6 Note 2
fMCK/6
bps
Theoretical value of the
maximum transfer rate
fMCK = fCLK Note 3
5.3
1.3
0.6
Mbps
1.6 V
EVDD0 5.5 V
fMCK/6 Note 2
fMCK/6
bps
Theoretical value of the
maximum transfer rate
fMCK = fCLK Note 3
1.3
0.6
Mbps
VIH/VOH
VIL/VOL
VIH/VOH
Test points
VIL/VOL



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com