数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

R5F104LED 数据表(PDF) 120 Page - Renesas Technology Corp

部件名 R5F104LED
功能描述  True Low Power Platform
PDF  213 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

R5F104LED 数据表(HTML) 120 Page - Renesas Technology Corp

Back Button R5F104LED Datasheet HTML 116Page - Renesas Technology Corp R5F104LED Datasheet HTML 117Page - Renesas Technology Corp R5F104LED Datasheet HTML 118Page - Renesas Technology Corp R5F104LED Datasheet HTML 119Page - Renesas Technology Corp R5F104LED Datasheet HTML 120Page - Renesas Technology Corp R5F104LED Datasheet HTML 121Page - Renesas Technology Corp R5F104LED Datasheet HTML 122Page - Renesas Technology Corp R5F104LED Datasheet HTML 123Page - Renesas Technology Corp R5F104LED Datasheet HTML 124Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 120 / 213 page
background image
RL78/G14
2. ELECTRICAL SPECIFICATIONS (TA = -40 to +85
°C)
R01DS0053EJ0330 Rev. 3.30
Page 120 of 208
Aug 12, 2016
2.6.4
Comparator
Note
Not usable in LS (low-speed main) mode, LV (low-voltage main) mode, sub-clock operation, or STOP mode.
2.6.5
POR circuit characteristics
Note 1.
However, when the operating voltage falls while the LVD is off, enter STOP mode, or enable the reset status using the
external reset pin before the voltage falls below the operating voltage range shown in 2.4 AC Characteristics.
Note 2.
Minimum time required for a POR reset when VDD exceeds below VPDR. This is also the minimum time required for a
POR reset from when VDD exceeds below 0.7 V to when VDD exceeds VPOR while STOP mode is entered or the main
system clock is stopped through setting bit 0 (HIOSTOP) and bit 7 (MSTOP) in the clock operation status control register
(CSC).
(TA = -40 to +85°C, 1.6 V
EVDD0 = EVDD1 VDD 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)
Parameter
Symbol
Conditions
MIN.
TYP.
MAX.
Unit
Input voltage range
Ivref
0EVDD0 - 1.4
V
Ivcmp
-0.3
EVDD0 + 0.3
V
Output delay
td
VDD = 3.0 V
Input slew rate > 50 mV/
μs
Comparator high-speed mode,
standard mode
1.2
μs
Comparator high-speed mode,
window mode
2.0
μs
Comparator low-speed mode,
standard mode
3.0
5.0
μs
High-electric-potential
reference voltage
VTW+
Comparator high-speed mode, window mode
0.76 VDD
V
Low-electric-potential ref-
erence voltage
VTW-
Comparator high-speed mode, window mode
0.24 VDD
V
Operation stabilization
wait time
tCMP
100
μs
Internal reference voltage
Note
VBGR
2.4 V
≤ VDD ≤ 5.5 V, HS (high-speed main) mode
1.38
1.45
1.50
V
(TA = -40 to +85°C, VSS = 0 V)
Parameter
Symbol
Conditions
MIN.
TYP.
MAX.
Unit
Power on/down reset threshold VPOR
Voltage threshold on VDD rising
1.47
1.51
1.55
V
VPDR
Voltage threshold on VDD falling Note 1
1.46
1.50
1.54
V
Minimum pulse width Note 2
TPW
300
μs
TPW
VPOR
VPDR or 0.7 V
Supply voltage (VDD)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com