| 数据搜索系统,热门电子元器件搜索 |
|
WM8912 数据表(PDF) 81 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
WM8912 数据表(HTML) 81 Page - Cirrus Logic |
|
81 / 129 page ![]() Production Data WM8912 w PD, Rev 4.1, February 2013 81 The sequence of signals associated with a single register write operation is illustrated in Figure 46. Figure 46 Control Interface Register Write The sequence of signals associated with a single register read operation is illustrated in Figure 47. Figure 47 Control Interface Register Read The Control Interface also supports other register operations, as listed above. The interface protocol for these operations is summarised below. The terminology used in the following figures is detailed in Table 55. Note that multiple write and multiple read operations are supported using the auto-increment mode. This feature enables the host processor to access sequential blocks of the data in the WM8912 register map faster than is possible with single register operations. TERMINOLOGY DESCRIPTION S Start Condition Sr Repeated start A Acknowledge (SDA Low) A ¯¯ Not Acknowledge (SDA High) P Stop Condition R/W ¯¯ ReadNotWrite 0 = Write 1 = Read [White field] Data flow from bus master to WM8912 [Grey field] Data flow from WM8912 to bus master Table 55 Control Interface Terminology Figure 48 Single Register Write to Specified Address |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |