数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

WM8912 数据表(PDF) 13 Page - Cirrus Logic

部件名 WM8912
功能描述  Ultra Low Power DAC with Headphone Driver
PDF  129 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  CIRRUS [Cirrus Logic]
网页  http://www.cirrus.com
标志 CIRRUS - Cirrus Logic

WM8912 数据表(HTML) 13 Page - Cirrus Logic

Back Button WM8912 Datasheet HTML 9Page - Cirrus Logic WM8912 Datasheet HTML 10Page - Cirrus Logic WM8912 Datasheet HTML 11Page - Cirrus Logic WM8912 Datasheet HTML 12Page - Cirrus Logic WM8912 Datasheet HTML 13Page - Cirrus Logic WM8912 Datasheet HTML 14Page - Cirrus Logic WM8912 Datasheet HTML 15Page - Cirrus Logic WM8912 Datasheet HTML 16Page - Cirrus Logic WM8912 Datasheet HTML 17Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 129 page
background image
Production Data
WM8912
w
PD, Rev 4.1, February 2013
13
POWER CONSUMPTION MEASUREMENTS
Stereo Playback to Headphones - DAC input to HPOUTL+HPOUTR pins with 30Ω load.
Test conditions:
VMID_RES = 01 (for normal operation)
CP_DYN_PWR = 1 (Class-W, Charge pump controlled by real-time audio level)
Variant test conditions
AVDD
DCVDD
DBVDD
CPVDD
TOTAL
V
mA
V
mA
V
mA
V
mA
mW
48kHz sample rate
1.80
1.69
1.00
0.76
1.80
0.00
1.80
0.31
4.38
8kHz sample rate
1.80
1.69
1.00
0.18
1.80
0.00
1.80
0.31
3.80
48kHz, Po = 0.1mW/channel
1kHz sine wave 0dBFS
HPOUT_VOL= -25dB
DAC_VOL= 0dB
1.80
1.71
1.00
0.77
1.80
0.00
1.80
1.99
7.45
48kHz, Po = 1mW/channel
1kHz sine wave 0dBFS
HPOUT_VOL= -15dB
DAC_VOL= 0dB
1.80
1.73
1.00
0.77
1.80
0.00
1.80
5.61
13.99
48kHz sample rate, Master mode,
FLL enabled, MCLK input frequency =
13MHz
1.80
1.82
1.00
1.05
1.80
0.73
1.80
0.30
6.18
48kHz sample rate, Master mode,
FLL enabled, MCLK input frequency =
32.768kHz
1.80
1.83
1.00
0.94
1.80
0.76
1.80
0.29
6.14
Stereo Playback to Line-out - DAC input to LINEOUTL+LINEOUTR or HPOUTL+HPOUTR pins with 10kΩ / 50pF load
Test conditions :
VMID_RES = 01 (for normal operation)
CP_DYN_PWR = 1 (Class-W, Charge pump controlled by real-time audio level)
Variant test conditions
AVDD
DCVDD
DBVDD
CPVDD
TOTAL
V
mA
V
mA
V
mA
V
mA
mW
48kHz sample rate
1.8
1.67
1
0.76
1.8
0.00
1.8
0.36
4.43
8kHz sample rate
1.8
1.67
1
0.18
1.8
0.00
1.8
0.36
3.86
48kHz, Po = 0dBFS 1kHz sine wave
1.8
1.78
1
0.77
1.8
0.00
1.8
2.27
8.09
Off
Note: DC servo calibration is retained in this state as long as DCVDD is supplied. This allows fast, pop suppressed start-up from
the off state.
Variant test conditions
AVDD
DCVDD
DBVDD
CPVDD
TOTAL
V
mA
V
mA
V
mA
V
mA
mW
Off (default settings)
No Clocks applied
1.8
0.01
1
0.00
1.8
0.00
1.8
0.01
0.04
Off (default settings)
DACDAT, MCLK, BCLK, and LRCLK
applied
1.8
0.01
1
0.02
1.8
0.00
1.8
0.01
0.06



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com