WM8912 datasheet(91/129 Pages) CIRRUS

91 / 129 page

Production Data

WM8912

PD, Rev 4.1, February 2013

The POR

¯¯¯ signal is undefined until AVDD has exceeded the minimum threshold, Vpora Once this

threshold has been exceeded, POR

¯¯¯ is asserted low and the chip is held in reset. In this condition, all

writes to the control interface are ignored. Once AVDD and DCVDD have reached their respective

power on thresholds, POR

¯¯¯ is released high, all registers are in their default state, and writes to the

control interface may take place.

Note that a minimum power-on reset period, TPOR, applies even if AVDD and DCVDD have zero rise

time. (This specification is guaranteed by design rather than test.)

On power down, POR

¯¯¯ is asserted low when any of AVDD or DCVDD falls below their respective

power-down thresholds.

Typical Power-On Reset parameters for the WM8912 are defined in Table 61.

SYMBOL

DESCRIPTION

TYP

UNIT

Vpora

AVDD threshold below which POR is undefined

0.25

Vpora_on

Power-On threshold (AVDD)

1.15

Vpora_off

Power-Off threshold (AVDD)

1.12

Vpord_on

Power-On threshold (DCVDD)

0.57

Vpord_off

Power-Off threshold (DCVDD)

0.55

TPOR

Minimum Power-On Reset period

9.5

s

Table 61 Typical Power-On Reset Parameters

Notes:

If AVDD and DCVDD suffer a brown-out (i.e. drop below the minimum recommended operating

level but do not go below Vpora_off or Vpord_off) then the chip does not reset and resumes normal

operation when the voltage is back to the recommended level again.

The chip enters reset at power down when AVDD or DCVDD falls below Vpora_off or Vpord_off. This

may be important if the supply is turned on and off frequently by a power management system.

The minimum Tpor period is maintained even if DCVDD and AVDD have zero rise time. This

specification is guaranteed by design rather than test.

QUICK START-UP AND SHUTDOWN

The WM8912 has the capability to perform a quick start-up and shutdown with a minimum number of

default start-up settings that set up the device for DAC playback via Headphone and Line output.

Assuming a 12.288MHz external clock, the start-up sequence configures the device for 48kHz

playback mode.

The default start-up sequence requires three register write operations. The default shutdown

sequence requires just a single register write. The minimum procedure for executing the quick start-

up and shutdown sequences is described below. See “Control Write Sequencer” for more details.

After the default start-up sequence has been performed, the DC offset correction values will be held

in memory, provided that power is maintained and a software reset is not performed. Fast start-up

using the stored values of DC offset correction is also possible, as described below.

QUICK START-UP (DEFAULT SEQUENCE)

An external clock must be applied to MCLK. Assuming 12.288MHz input clock, the start-up sequence

will take approximately 300ms to complete.

The following register operations will initiate the quick start-up sequence.

WM8912 数据表(PDF) 91 Page - Cirrus Logic

WM8912 数据表(HTML) 91 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载