WM8232 datasheet(11/141 Pages) CIRRUS

11 / 141 page

WM8232

Rev 4.6

INTERNAL POWER ON RESET CIRCUIT

Power On Reset

Circuit

AVDD

INTERNAL PORB

VDD

GND

AGND

LDOOUT

Figure 1 Internal Power On Reset Circuit Schematic

The WM8232 includes an internal Power-On-Reset Circuit, as shown in Figure 1, which is used reset

the digital logic into a default state after power up. The POR circuit is powered from AVDD and

monitors LDOOUT. It asserts PORB low if AVDD or LDOOUT is below a minimum threshold.

LDOOUT

AVDD

Vpord_on

LDOGND

AGND

Internal POR active

Device Ready

Internal

POR active

No Power

POR

Undefined

Vpora_off

Vpora

INTERNAL PORB

Figure 2 Typical Power up Sequence where AVDD is Powered before LDOOUT

Figure 2 shows a typical power-up sequence where AVDD is powered up first. When AVDD rises

above the minimum threshold, Vpora, there is enough voltage for the circuit to guarantee PORB is

asserted low and the chip is held in reset. In this condition, all writes to the control interface are

ignored. When LDOOUT rises to Vpord_on, PORB is released high and all registers are in their

default state and writes to the control interface may take place. On power down, where AVDD falls

first, PORB is asserted low whenever AVDD drops below the minimum threshold Vpora_off.

SYMBOL

MIN

TYP

MAX

UNIT

Vpora

0.4

0.6

0.8

Vpora_off

0.4

0.6

0.8

Vpord_on

0.5

0.7

0.9

Table 1 Typical POR Operation (typical values, not tested)

WM8232 数据表(PDF) 11 Page - Cirrus Logic

WM8232 数据表(HTML) 11 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载