| 数据搜索系统,热门电子元器件搜索 |
|
WM8232 数据表(PDF) 21 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
WM8232 数据表(HTML) 21 Page - Cirrus Logic |
|
21 / 141 page ![]() WM8232 Rev 4.6 21 OVERALL SIGNAL FLOW SUMMARY Figure 16 represents the processing of the video signal through the WM8232. VRESET VVRLC V3 CDS = 1 CDS = 0 VRLCEN=0 250mV*(DAC[7:0]-127.5)/127.5 analog - X + See parametrics for DAC voltages. D1 digital ADC BLOCK PGA BLOCK OFFSET DAC BLOCK INPUT SAMPLING BLOCK VIN is IN* VRESET is VIN sampled during reset clamp VRLC is voltage applied to VRLC/VBIAS pin VIN APGA gain A= 0.6+0.3*AGAIN[4:0] INPUT INVERT BLOCK V1=V1 if PGAFS = 1 V1= -V1 if PGAFS = 0 Offset DAC RLC DAC + V2 V1 VRLCEN=1 - 16bits Figure 16 Overall Signal Flow The INPUT SAMPLING BLOCK produces an effective input voltage V1. For CDS, this is the difference between the input video level VIN and the input reset level VRESET. For non-CDS this is the difference between the input video level VIN and the voltage on the VRLC/VBIAS pin, VVRLC, optionally set via the RLC DAC. The OFFSET DAC BLOCK then adds the amount of fine offset adjustment required to move the black level of the input signal towards 0V, producing V2. The PGA BLOCK then amplifies the white level of the input signal to maximise the ADC range, outputting voltage V3. The ADC BLOCK then converts the analogue signal, V3, to a 16-bit unsigned digital output, D1. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |