CS61884 datasheet(13/72 Pages) CIRRUS

13 / 72 page

CS61884

DS485PP4

INTL/MOT/CODEN

H12

Motorola/Intel/Coder Mode Select Input

Parallel Host Mode - When this pin is “Low” the micropro-

cessor interface is configured for operation with Motorola

processors. When this pin is “High” the microprocessor in-

terface is configured for operation with Intel processors.

Hardware Mode - When the CS61884 is configured for uni-

polar operation, this pin, CODEN, configures the line

encoding/decoding function. When CODEN is low,

B8ZS/HDB3 encoders/decoders are enabled for T1/J1 or

E1 operation respectively. When CODEN is high, AMI en-

coding/decoding is activated. This is done for all eight

channels.

TXOE

114

E14

Transmitter Output Enable

Host mode - Operates the same as in hardware mode. In-

dividual drivers can be set to a high impedance state via

the Output Disable Register (12h) (See Section 14.19 on

page 39).

Hardware Mode - When TXOE pin is asserted Low, all the

TX drivers are forced into a high impedance state. All other

internal circuitry remains active.

CLKE

115

E13

Clock Edge Select

In clock/data recovery mode, setting CLKE “high” will cause

RPOS/RNEG to be valid on the falling edge of RCLK and

SDOtobevalid on therisingedgeof SCLK. When CLKE is

set “low”, RPOS/RNEG is valid on the rising edge of RCLK,

and SDO is valid on the falling edge of SCLK. When the

part is operated in data recovery mode, the RPOS/RNEG

output polarity is active “high” when CLKE is set “high” and

active “low” when CLKE is set “low”.

SYMBOL

LQFP

FBGA

TYPE

DESCRIPTION

CS61884 数据表(PDF) 13 Page - Cirrus Logic

CS61884 数据表(HTML) 13 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72

数据表下载