CS61884 datasheet(40/72 Pages) CIRRUS

40 / 72 page

CS61884

DS485PP4

14.22 AIS Interrupt Status Register (15h)

14.23 AWG Broadcast Register (16h)

14.24 AWG Phase Address Register (17h)

14.25 AWG Phase Data Register (18h)

14.26 AWG Enable Register (19h)

BIT

NAME

Description

[7:0]

AISI 7-0

Bitn is setto “1” to indicate a change of status of bit n in the AIS Status Register. The bits in

this register indicate which channel changed in status since the last cleared AIS interrupt.

BIT

NAME

Description

[7:0]

AWGB 7-0

Setting bit n to “1” causes the phase data in the AWG Phase Data Register to be written to

the corresponding channel or channels simultaneously. (Refer to Arbitrary Waveform Gen-

erator (See Section 15 on page 43). Register bits default to 00h after power-up or reset.

BIT

NAME

Description

[7:5]

AWGA

These bits specify the target channel 0-7. (Refer to Arbitrary Waveform Generator (See

Section 15 on page 43). Register bits default to 00h after power-up or reset.

[4:0]

PA[4:0]

These bits specify 1 of 24 (E1) or 26/28 (T1/J1) phase sample address locations of the AWG,

that the phase data in the AWG Phase Data Register is written to or read from. The other

locations in each channel’s phase sample addresses are not used, and should not be

accessed. Register bits default to 00h after power-up or reset.

BIT

NAME

Description

[7]

RSVD

RESERVED (This bit must be set to 0.)

[6:0]

AWGD [6:0]

These bits are used for the pulse shape data that will be written to the AWG phase location

specified by the AWG Phase Address Register. The value written to or read from this register

will be written to or read from the AWG phase sample location specified by the AWG Phase

Address register. A software reset through the Software Reset Register does not effect the

contents of this register. The data in each phase is a 7-bit 2’s complement number (the max-

imum positive value is 3Fh and the maximum negative value is 40h). (Refer to Arbitrary

Waveform Generator (See Section15onpage 43). Register bits default to 00h after

power-up.

BIT

NAME

Description

[7:0]

AWGN 7-0

The AWG enable register is used for selecting the source of the customized transmission

pulse-shape. Setting bit n to “1” in this register selects the AWG as the source of the output

pulse shape for channel n. When bit n is set to “0” the pre-programmed pulse shape in the

ROM is selected for transmission on channel n. (Refer to Arbitrary Waveform Generator

(See Section 15 on page 43). Register bits default to 00h after power-up or reset.

CS61884 数据表(PDF) 40 Page - Cirrus Logic

CS61884 数据表(HTML) 40 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72

数据表下载

链接网址

CS61884 数据表(PDF) 40 Page - Cirrus Logic

CS61884 数据表(HTML) 40 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72

数据表 下载

链接网址

数据表下载