数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD7989-5BCPZ-R2 数据表(PDF) 6 Page - Analog Devices

部件名 AD7989-5BCPZ-R2
功能描述  PulSAR ADCs in MSOP/LFCSP
PDF  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD7989-5BCPZ-R2 数据表(HTML) 6 Page - Analog Devices

Back Button AD7989-5BCPZ-R2 Datasheet HTML 2Page - Analog Devices AD7989-5BCPZ-R2 Datasheet HTML 3Page - Analog Devices AD7989-5BCPZ-R2 Datasheet HTML 4Page - Analog Devices AD7989-5BCPZ-R2 Datasheet HTML 5Page - Analog Devices AD7989-5BCPZ-R2 Datasheet HTML 6Page - Analog Devices AD7989-5BCPZ-R2 Datasheet HTML 7Page - Analog Devices AD7989-5BCPZ-R2 Datasheet HTML 8Page - Analog Devices AD7989-5BCPZ-R2 Datasheet HTML 9Page - Analog Devices AD7989-5BCPZ-R2 Datasheet HTML 10Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 24 page
background image
AD7989-1/AD7989-5
Data Sheet
Rev. B | Page 6 of 24
VDD = 2.37 V to 2.63 V, VIO = 1.71 V to 2.3 V, −40°C to +85°C, unless otherwise stated.1
Table 5.
Parameter
Symbol
Min
Typ
Max
Unit
THROUGHPUT RATE
AD7989-1
100
kSPS
AD7989-5
500
kSPS
CONVERSION AND ACQUISTION TIMES
Conversion Time: CNV Rising Edge to Data Available
tCONV
AD7989-1
9500
ns
AD7989-5
1500
ns
Acquisition Time
tACQ
AD7989-1
500
ns
AD7989-5
400
ns
Time Between Conversions
tCYC
AD7989-1
10
μs
AD7989-5
2
μs
CNV PULSE WIDTH (CS MODE)
tCNVH
500
ns
SCK
SCK Period (CS Mode)
tSCK
22
ns
SCK Period (Chain Mode)
tSCK
23
ns
SCK Low Time
tSCKL
6
ns
SCK High Time
tSCKH
6
ns
SCK Falling Edge to Data Remains Valid
tHSDO
3
ns
SCK Falling Edge to Data Valid Delay
tDSDO
14
21
ns
CS MODE
CNV or SDI Low to SDO D17 MSB Valid
tEN
18
40
ns
CNV or SDI High or Last SCK Falling Edge to SDO High Impedance
tDIS
20
ns
SDI Valid Setup Time from CNV Rising Edge
tSSDICNV
5
ns
SDI Valid Hold Time from CNV Rising Edge
tHSDICNV
10
ns
CHAIN MODE
SCK Valid Setup Time from CNV Rising Edge
tSSCKCNV
5
ns
SCK Valid Hold Time from CNV Rising Edge
tHSCKCNV
5
ns
SDI Valid Setup Time from SCK Falling Edge
tSSDISCK
2
ns
SDI Valid Hold Time from SCK Falling Edge
tHSDISCK
3
ns
1 See Figure 2 and Figure 3 for load conditions.
Figure 2. Load Circuit for Digital Interface Timing
Figure 3. Voltage Levels for Timing
500µA
IOL
500µA
IOH
1.4V
TO SDO
CL
20pF
X% VIO1
Y% VIO1
VIH2
VIL2
VIL2
VIH2
tDELAY
tDELAY
1FOR VIO ≤ 3.0V, X = 90 AND Y = 10; FOR VIO > 3.0V, X = 70 AND Y = 30.
2MINIMUM VIH AND MAXIMUM VIL USED. SEE DIGITAL INPUTS
SPECIFICATIONS IN TABLE 3.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com