数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD7989-5BCPZ-R2 数据表(PDF) 18 Page - Analog Devices

部件名 AD7989-5BCPZ-R2
功能描述  PulSAR ADCs in MSOP/LFCSP
PDF  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD7989-5BCPZ-R2 数据表(HTML) 18 Page - Analog Devices

Back Button AD7989-5BCPZ-R2 Datasheet HTML 14Page - Analog Devices AD7989-5BCPZ-R2 Datasheet HTML 15Page - Analog Devices AD7989-5BCPZ-R2 Datasheet HTML 16Page - Analog Devices AD7989-5BCPZ-R2 Datasheet HTML 17Page - Analog Devices AD7989-5BCPZ-R2 Datasheet HTML 18Page - Analog Devices AD7989-5BCPZ-R2 Datasheet HTML 19Page - Analog Devices AD7989-5BCPZ-R2 Datasheet HTML 20Page - Analog Devices AD7989-5BCPZ-R2 Datasheet HTML 21Page - Analog Devices AD7989-5BCPZ-R2 Datasheet HTML 22Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 24 page
background image
AD7989-1/AD7989-5
Data Sheet
Rev. B | Page 18 of 24
CS MODE, 4-WIRE
This mode is usually used when multiple AD7989-1/AD7989-5
devices are connected to an SPI-compatible digital host.
A connection diagram example using two AD7989-1/AD7989-5
devices is shown in Figure 33, and the corresponding timing is
given in Figure 34.
With SDI high, a rising edge on CNV initiates a conversion,
selects SDI/CS mode, and forces SDO to high impedance. In
this mode, CNV must be held high during the conversion phase
and the subsequent data readback. If SDI/CS and CNV are low,
SDO is driven low.
Prior to the minimum conversion time, SDI/CS can select other
SPI devices, such as analog multiplexers, but SDI/CS must be
returned high before the minimum conversion time elapses and
then held high for the maximum possible conversion time.
When the conversion is complete, the AD7989-1/AD7989-5
enter the acquisition phase and power down. Each ADC result
can be read by bringing its SDI/CS input low, which consequently
outputs the MSB onto SDO. The remaining data bits are then
clocked by subsequent SCK falling edges. The data is valid on
both SCK edges. Although the rising edge can capture the data,
a digital host using the SCK falling edge allows a faster reading
rate, provided it has an acceptable hold time. After the 18th SCK
falling edge or when SDI/CS goes high (whichever occurs first),
SDO returns to high impedance and another AD7989-1/AD7989-5
can be read.
Figure 33. CS Mode, 4-Wire Connection Diagram
Figure 34. CS Mode, 4-Wire Serial Interface Timing
AD7989-1/
AD7989-5
SDO
CNV
SCK
CONVERT
DATA IN
CLK
DIGITAL HOST
CS1
CS2
AD7989-1/
AD7989-5
SDO
CNV
SCK
SDI/CS
SDI/CS
SDO
D17
D16
D15
D1
D0
tDIS
SCK
12
3
34
35
36
tHSDO
tDSDO
tEN
CONVERSION
ACQUISITION
tCONV
tCYC
tACQ
ACQUISITION
CNV
tSSDICNV
tHSDICNV
D1
16
17
tSCK
tSCKL
tSCKH
D0
D17
D16
19
20
18
SDI/CS (CS1)
SDI/CS (CS2)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com